English | 繁體

Search in the results

UM

Browse/Search Results:  1-9 of 9 Help

Selected(0)Clear Items/Page:    Sort:
A 5-bit 2 GS/s binary-search ADC with charge-steering comparators Conference paper
Chio, U-Fat, Sin S.-W., Seng-Pan U., Maloberti F., Martins R.P.. A 5-bit 2 GS/s binary-search ADC with charge-steering comparators[C], 2017, 221-224.
Authors:  Chio, U-Fat;  Sin S.-W.;  Seng-Pan U.;  Maloberti F.;  Martins R.P.
Favorite | TC[WOS]:1 TC[Scopus]:3 | Submit date：2019/02/11
Binary-search Adc  Asynchronous  Charge-steering  
Self-Reconfiguration Property of a Mixed Signal Controller for Improving Power Qulaity Compensation During Light Loading Journal article
Wong, M. C., Yang, Y. Z. , Lam, C. S., Choi, W. H. , Dai, N. Y., Wu, Y. J. , Wong, C. K., Sin, S. W., Chio, U. F. , U, S. P. , Martins, R. P.. Self-Reconfiguration Property of a Mixed Signal Controller for Improving Power Qulaity Compensation During Light Loading[J]. IEEE Transaction on Power Electronics, 2015, 5938-5951.
Authors:  Wong, M. C.;  Yang, Y. Z. ;  Lam, C. S.;  Choi, W. H. ;  Dai, N. Y.; et al.
Favorite |   IF:6.6/6.9 | Submit date：2022/01/24
Power Electronics  Power Qulaity  
A 0.6 V 8b 100MS/s SAR ADC with Minimized DAC capacitance and switching energy in 65nm CMOS Conference paper
Wu, W. N., Zhu, Y., Ding, L., Chan, C. H., Chio, U. F., Sin, S. W., U, S. P., Martins, R. P.. A 0.6 V 8b 100MS/s SAR ADC with Minimized DAC capacitance and switching energy in 65nm CMOS[C], 2013.
Authors:  Wu, W. N.;  Zhu, Y.;  Ding, L.;  Chan, C. H.;  Chio, U. F.; et al.
Favorite |  | Submit date：2022/01/25
Switching Scheme  SAR ADC  DAC Design  
A 0.024mm2 8b 400MS/s SAR ADC with 2b/cycle and resistive DAC in 65nm CMOS Conference paper
Wei H., Chan C.-H., Chio U.-F., Sin S.-W., Seng-Pan U., Martins R., Maloberti F.. A 0.024mm2 8b 400MS/s SAR ADC with 2b/cycle and resistive DAC in 65nm CMOS[C], 2011, 188-189.
Authors:  Wei H.;  Chan C.-H.;  Chio U.-F.;  Sin S.-W.;  Seng-Pan U.; et al.
Favorite | TC[Scopus]:76 | Submit date：2019/02/11
An 11b 60MS/s 2.1mW two-step time-interleaved SAR-ADC with reused S&H Conference paper
Sin S.-W., Ding L., Zhu Y., Wei H.-G., Chan C.-H., Chio U.-F., Seng-Pan U., Martins R.P., Maloberti F.. An 11b 60MS/s 2.1mW two-step time-interleaved SAR-ADC with reused S&H[C], 2010, 218-221.
Authors:  Sin S.-W.;  Ding L.;  Zhu Y.;  Wei H.-G.;  Chan C.-H.; et al.
Favorite | TC[Scopus]:12 | Submit date：2019/02/11
Linearity Analysis On A Series-Split Capacitor Array for High-Speed SAR ADCs Journal article
Zhu, Y., Chio, U. F., Wei, H. G., Sin, S. W., Martins, R. P.. Linearity Analysis On A Series-Split Capacitor Array for High-Speed SAR ADCs[J]. VLSI Design, 2009, 1-10.
Authors:  Zhu, Y.;  Chio, U. F.;  Wei, H. G.;  Sin, S. W.;  Martins, R. P.
Favorite | TC[WOS]:14 TC[Scopus]:6 | Submit date：2022/01/24
Split Dac  Sar Adc  Linearity Analysis  
On-chip small capacitor mismatches measurement technique using beta-multiplier-biased ring oscillator Conference paper
Sin S.-W., Wei H.-G., Chio U.-F., Zhu Y., Seng-Pan U., Martins R.P., Maloberti F.. On-chip small capacitor mismatches measurement technique using beta-multiplier-biased ring oscillator[C], 2009, 49-52.
Authors:  Sin S.-W.;  Wei H.-G.;  Chio U.-F.;  Zhu Y.;  Seng-Pan U.; et al.
Favorite | TC[WOS]:6 TC[Scopus]:7 | Submit date：2019/02/11
Beta Multiplier And Constant Gm  Capacitor Mismatches Measurement  Ring Oscillator  
Linearity Analysis On A Series-Split Capacitor Array for High-Speed SAR ADCs Conference paper
Zhu, Y., Chio, U. F., Wei, H. G., Sin, S. W., U, S. P., Martins, R. P.. Linearity Analysis On A Series-Split Capacitor Array for High-Speed SAR ADCs[C], 2008.
Authors:  Zhu, Y.;  Chio, U. F.;  Wei, H. G.;  Sin, S. W.;  U, S. P.; et al.
Favorite |  | Submit date：2022/01/24
Linearity Analysis  Split Capacitor Array  SAR ADC  
A Power Scalable 6-bit 1.2 GS/s Flash ADC with Power on/off Track-and-Hold and Preamplifier Conference paper
Wei, H.G., Chio, U. F., Zhu, Y., Sin, S.W., U, S.P., Martins, R. P.. A Power Scalable 6-bit 1.2 GS/s Flash ADC with Power on/off Track-and-Hold and Preamplifier[C], 2008.
Authors:  Wei, H.G.;  Chio, U. F.;  Zhu, Y.;  Sin, S.W.;  U, S.P.; et al.
Favorite |  | Submit date：2022/01/24
Flash ADC  Track-and-Hold  Power Scalable