| Status | 已發表Published |
| Linearity Analysis On A Series-Split Capacitor Array for High-Speed SAR ADCs | |
Zhu, Y. ; Chio, U. F. ; Wei, H. G.; Sin, S. W.; U, S. P.; Martins, R. P.
| |
| 2008-08-10 | |
| Source Publication | 2008 IEEE Midwest Symposium on Circuits and Systems
 |
| Abstract | A novel Capacitor array structure for Successive Approximation Register (SAR) ADC is proposed. This circuit efficiently utilizes charge recycling to achieve high-speed of operation and it can be applied to high-speed and low-tomedium-resolution SAR ADC. The static linearity performance, namely the INL and DNL, of the proposed structure is theoretically analyzed and behavioral simulations are performed to demonstrate its effectiveness. Simulation results show that to achieve the same conversion performance the proposed capacitor array structure can reduce the average power consumed from the reference ladder by 90%, as compared to the binary-weighted splitting capacitor array structure. |
| Keyword | Linearity Analysis Split Capacitor Array SAR ADC |
| Language | 英語English |
| The Source to Article | PB_Publication |
| PUB ID | 38561 |
| Document Type | Conference paper |
| Collection | Faculty of Education |
| Corresponding Author | Zhu, Y. |
| Recommended Citation GB/T 7714 | Zhu, Y.,Chio, U. F.,Wei, H. G.,et al. Linearity Analysis On A Series-Split Capacitor Array for High-Speed SAR ADCs[C], 2008. |
| APA | Zhu, Y.., Chio, U. F.., Wei, H. G.., Sin, S. W.., U, S. P.., & Martins, R. P. (2008). Linearity Analysis On A Series-Split Capacitor Array for High-Speed SAR ADCs. 2008 IEEE Midwest Symposium on Circuits and Systems. |
| Files in This Item: | There are no files associated with this item. | |||||
Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Edit Comment