×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MI... [70]
Faculty of Scie... [56]
THE STATE KEY L... [17]
Faculty of Arts ... [2]
RECTOR'S OFFICE [2]
Institute of Chi... [1]
More...
Authors
ZHU YAN [42]
RUI PAULO DA SI... [41]
CHAN CHI HANG [36]
SIN SAI WENG [22]
U SENG PAN [14]
CHEN YONG [6]
More...
Document Type
Journal article [59]
Conference pape... [29]
Thesis [4]
Book chapter [2]
Date Issued
2024 [2]
2023 [7]
2022 [10]
2021 [6]
2020 [7]
2019 [11]
More...
Language
英語English [93]
Source Publication
IEEE Journal of... [18]
IEEE Transaction... [7]
IEEE Transaction... [7]
IEEE JOURNAL OF ... [4]
IEEE TRANSACTION... [4]
IEEE TRANSACTION... [4]
More...
Indexed By
SCIE [49]
CPCI-S [10]
EI [2]
Funding Organization
Funding Project
Exploration and ... [1]
LDO-free Power M... [1]
Research on digi... [1]
Research on high... [1]
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-10 of 94
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
An ELDC-Free 4th-Order CT SDM Facilitated by 2nd-Order NS CT-SAR and AC-Coupled Negative-R
Journal article
Xu, Zixuan, Xing, Kai, Zhu, Yan, Martins, Rui P., Chan, Chi Hang. An ELDC-Free 4th-Order CT SDM Facilitated by 2nd-Order NS CT-SAR and AC-Coupled Negative-R[J]. IEEE Journal of Solid-State Circuits, 2024, 59(3), 753-764.
Authors:
Xu, Zixuan
;
Xing, Kai
;
Zhu, Yan
;
Martins, Rui P.
;
Chan, Chi Hang
Favorite
|
TC[WOS]:
1
TC[Scopus]:
0
IF:
4.6
/
5.6
|
Submit date:2024/04/02
Ac-coupled Negative-r
Analog-to-digital Conversion (Adc)
Continuous-time Sigma-delta Modulator (Ct Sdm)
Noise-shaping Continuous Time Successive-approximation Register (Ns Ct-sar)
A 0.012-mm2 0.244-pJ/bit successive approximation register analog-to-digital converter-based true random number generator for Internet of Things applications in a 65-nm complementary metal–oxide–semiconductor
Journal article
Cheng, Kai, Chen, Yong, Stefano, Crovetti Paolo, Martins, Rui P., Mak, Pui In. A 0.012-mm2 0.244-pJ/bit successive approximation register analog-to-digital converter-based true random number generator for Internet of Things applications in a 65-nm complementary metal–oxide–semiconductor[J]. International Journal of Circuit Theory and Applications, 2024.
Authors:
Cheng, Kai
;
Chen, Yong
;
Stefano, Crovetti Paolo
;
Martins, Rui P.
;
Mak, Pui In
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
1.8
/
1.7
|
Submit date:2024/06/05
Analog-to-digital Converter (Adc)
Capacitive Digital-to-analog Converters (Cdacs)
Cryptography
Entropy
National Institute Of StAndards And Technology (Nist)
Successive Approximation Register (Sar)
Thermal Noise
True Random Number Generator (Trng)
A 10b 700 MS/s Single-Channel 1b/Cycle SAR ADC Using a Monotonic-Specific Feedback SAR Logic With Power-Delay-Optimized Unbalanced N/P-MOS Sizing
Journal article
Guo Mingqiang, Qi Liang, Zhao Weibing, Xiao Gangjun, Rui P. Martins, Sin Sai-Weng. A 10b 700 MS/s Single-Channel 1b/Cycle SAR ADC Using a Monotonic-Specific Feedback SAR Logic With Power-Delay-Optimized Unbalanced N/P-MOS Sizing[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2023, 70(12), 4767-4780.
Authors:
Guo Mingqiang
;
Qi Liang
;
Zhao Weibing
;
Xiao Gangjun
;
Rui P. Martins
; et al.
Adobe PDF
|
Favorite
|
TC[WOS]:
1
TC[Scopus]:
1
IF:
5.2
/
4.5
|
Submit date:2023/08/21
Analog-to-digital Converter (Adc)
Successive Approximation Register (Sar)
Power-delay-optimized
Unbalanced N/p-mos Sizing Buffers
Monotonic Switching
A Second-Order NS Pipelined SAR ADC with Quantization-Prediction-Unrolled Gain Error Shaping and Fully Passive Integrator
Journal article
Zhang, Hongshuai, Zhu, Yan, Martins, Rui P., Chan, Chi Hang. A Second-Order NS Pipelined SAR ADC with Quantization-Prediction-Unrolled Gain Error Shaping and Fully Passive Integrator[J]. IEEE Journal of Solid-State Circuits, 2023, 58(12), 3565-3575.
Authors:
Zhang, Hongshuai
;
Zhu, Yan
;
Martins, Rui P.
;
Chan, Chi Hang
Favorite
|
TC[WOS]:
2
TC[Scopus]:
4
IF:
4.6
/
5.6
|
Submit date:2024/01/02
Analog-to-digital Converter (Adc)
Auxiliary Noise Shaping (Ns) Successive-approximation Register (Sar) Adc
Capacitor Stacking
Data-weighted Averaging And detect-And-skip (Dwa And Das)
Differential Sampling
Energy Efficient
Error SupprEssion (Es) And Reconstruction
Gain Error Shaping (Ges)
Partial Time Interleaving
Passive Ns
Pipelined Sar
Quantization Predication Unrolled
Two-step Floating Inverter Amplifier (Fia)
A 14b 500 MS/s Single-Channel Pipelined-SAR ADC With Reference Ripple Mitigation Techniques and Adaptively Biased Floating Inverter Amplifier
Journal article
Jiang,Wenning, Chen,Chixiao, Liu,Qi, Liu,Ming, Zhu,Yan, Chan,Chi Hang, Xu,Hao, Martins,Rui P.. A 14b 500 MS/s Single-Channel Pipelined-SAR ADC With Reference Ripple Mitigation Techniques and Adaptively Biased Floating Inverter Amplifier[J]. IEEE Journal of Solid-State Circuits, 2023, 58(10), 2709 - 2721.
Authors:
Jiang,Wenning
;
Chen,Chixiao
;
Liu,Qi
;
Liu,Ming
;
Zhu,Yan
; et al.
Favorite
|
TC[WOS]:
4
TC[Scopus]:
3
IF:
4.6
/
5.6
|
Submit date:2023/08/03
Adaptive Bias
Analog-to-digital Converter (Adc)
Floating Inverter Amplifier (Fia)
Pipelined-successive-approximation-register (Sar) Adc
Reference Ripple Cancellation (Rrc)
Reference Ripple Neutralization (Rrn)
A 52.5-dB 2x Time-Interleaved 2.8-GS/s SAR ADC with 5-Bit/Cycle Time-Domain Quantization and a Compact Signal DAC
Journal article
Zhao, Hongzhi, Zhang, Minglei, Zhu,Yan, Martins, R. P., Chan,Chi Hang. A 52.5-dB 2x Time-Interleaved 2.8-GS/s SAR ADC with 5-Bit/Cycle Time-Domain Quantization and a Compact Signal DAC[J]. IEEE Journal of Solid-State Circuits, 2023, 58(12), 3586-3597.
Authors:
Zhao, Hongzhi
;
Zhang, Minglei
;
Zhu,Yan
;
Martins, R. P.
;
Chan,Chi Hang
Favorite
|
TC[WOS]:
1
TC[Scopus]:
1
IF:
4.6
/
5.6
|
Submit date:2023/08/29
Analog-to-digital Converter (Adc)
Multi-bit/cycle Successive-approximation Register (Sar) Adc
Time-domain Quantization
Voltage-to-time (V2t) Buffer
Linearization
A 79.5dB-SNDR Pipelined-SAR ADC with a Linearity-Shifting 32× Dynamic Amplifier and Mounted-Over-Die Bypass Capacitors
Conference paper
Zhang, Minglei, Cao, Yuefeng, Zhu, Yan, Chan, Chi-Hang, Martins, R. P.. A 79.5dB-SNDR Pipelined-SAR ADC with a Linearity-Shifting 32× Dynamic Amplifier and Mounted-Over-Die Bypass Capacitors[C]:Institute of Electrical and Electronics Engineers Inc., 2023.
Authors:
Zhang, Minglei
;
Cao, Yuefeng
;
Zhu, Yan
;
Chan, Chi-Hang
;
Martins, R. P.
Favorite
|
TC[Scopus]:
2
|
Submit date:2023/07/12
Dynamic Amplifier
Residue Amplifier
Pipelined-sar Adc
Linearization Technique
Bypass Capacitor
Low-Power Nyquist ADCs
Book chapter
出自: Analog Circuits and Signal Processing, Switzerland:Springer, 2023, 页码:131-180
Authors:
Minglei Zhang
;
Chi-Hang Chan
;
Yan Zhu
;
Rui P. Martins
Favorite
|
TC[Scopus]:
1
|
Submit date:2023/08/03
Analog-to-digital Converter (Adc)
Calibration
Low Supply Voltage
Pipeline
Successive Approximation Register (Sar)
Time-domain Converter (Tdc)
High-Performance Oversampling ADCs
Book chapter
出自: Analog Circuits and Signal Processing, Switzerland:Springer, 2023, 页码:181-218
Authors:
Chi-Hang Chan
;
Yan Zhu
;
Liang Qi
;
Sai Weng Sin
;
Maurits Ortmanns
; et al.
Favorite
|
TC[Scopus]:
0
|
Submit date:2023/08/03
Analog-to-digital Converter (Adc)
Cmos
Continuous-time Dsm (Ct Dsm)
Delta-sigma Modulator (Dsm)
Noise Shaping (Ns)
Oversampling
Pipeline Sar Adc
Successive Approximation Register (Sar)
LSB-Reused Protection Technique in Secure SAR ADC against Power Side-Channel Attack
Conference paper
Lele Fang, Jiahao Liu, Yan Zhu, Chi-Hang Chan, Rui Paulo Martins. LSB-Reused Protection Technique in Secure SAR ADC against Power Side-Channel Attack[C], 2022.
Authors:
Lele Fang
;
Jiahao Liu
;
Yan Zhu
;
Chi-Hang Chan
;
Rui Paulo Martins
Favorite
|
TC[WOS]:
1
TC[Scopus]:
2
|
Submit date:2023/03/06
Convolution Neural Network (Cnn)
Lsb-reused
Power Side-channel Attack (Psa)
Successive Approximation Register Analog-to-digital Converter (Sar Adc)
Synchronous