×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MI... [13]
Faculty of Scien... [9]
THE STATE KEY LA... [5]
Authors
LU YAN [8]
RUI PAULO DA SIL... [6]
HUANG MO [6]
MAK PUI IN [2]
CHEN YONG [1]
ZHU YAN [1]
More...
Document Type
Journal article [11]
Conference paper [3]
Date Issued
2024 [2]
2022 [2]
2021 [2]
2020 [2]
2019 [2]
2018 [2]
More...
Language
英語English [14]
Source Publication
IEEE Transaction... [3]
IEEE Transaction... [2]
2018 IEEE Asia P... [1]
CMOS INTEGRATED ... [1]
IEEE Access [1]
IEEE Journal of ... [1]
More...
Indexed By
SCIE [9]
CPCI-S [2]
ESCI [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-10 of 14
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
A 521pW, 0.016%/V Line Sensitivity Self-Biased CMOS Voltage Reference With DIBL Effect Compensation Using Adaptive VGS Control
Journal article
Yu, Kai, Yang, Shangru, Li, Sizhen, Huang, Mo. A 521pW, 0.016%/V Line Sensitivity Self-Biased CMOS Voltage Reference With DIBL Effect Compensation Using Adaptive VGS Control[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024, 71(4), 1754-1758.
Authors:
Yu, Kai
;
Yang, Shangru
;
Li, Sizhen
;
Huang, Mo
Favorite
|
TC[WOS]:
1
TC[Scopus]:
1
IF:
4.0
/
3.7
|
Submit date:2024/05/02
Cmos Voltage Reference
Dibl Effect Compensation
Line Sensitivity
Power Supply Rejection Ratio
Self-biased
Ultra-low Power
A 0.011%/V LS and −76-dB PSRR Self-Biased CMOS Voltage Reference With Quasi Self-Cascode Current Mirror
Journal article
Yu, Kai, Chen, Jiyang, Li, Sizhen, Huang, Mo. A 0.011%/V LS and −76-dB PSRR Self-Biased CMOS Voltage Reference With Quasi Self-Cascode Current Mirror[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024, 71(3), 1052-1056.
Authors:
Yu, Kai
;
Chen, Jiyang
;
Li, Sizhen
;
Huang, Mo
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.0
/
3.7
|
Submit date:2024/02/22
Cmos Voltage Reference
Line Sensitivity
Power Supply Rejection Ratio
Quasi Self-cascode Current Mirror
Self-biased
Evaluation and Perspective of Analog Low-Dropout Voltage Regulators: A Review
Journal article
TAN YEE CHYAN, HARIKRISHNAN RAMIAH, S. F. WAN MUHAMAD HATTA, NAI SHYAN LAI, CHEE-CHEOW LIM, YONG CHEN, PUI-IN MAK, RUI P. MARTINS. Evaluation and Perspective of Analog Low-Dropout Voltage Regulators: A Review[J]. IEEE Access, 2022, 10, 114469-114489.
Authors:
TAN YEE CHYAN
;
HARIKRISHNAN RAMIAH
;
S. F. WAN MUHAMAD HATTA
;
NAI SHYAN LAI
;
CHEE-CHEOW LIM
; et al.
Favorite
|
TC[WOS]:
12
TC[Scopus]:
16
IF:
3.4
/
3.7
|
Submit date:2023/01/30
Adaptive Biasing
Analog Ldos (Aldo)
Bulk Modulation
Capacitor-less Output
Charge Pump
Flipped Voltage Follower (Fvf)
Linear Low-dropout Regulators (Ldos)
Power Management Integrated Circuits (Pmics)
Power Supply Rejection (Psr)
A low dropout regulator with PSR under-48dB up to 20GHz for a SARADC reference buffer
Conference paper
Yi Zeng, Chi-Hang Chan, Yan Zhu, Rui P. Martins. A low dropout regulator with PSR under-48dB up to 20GHz for a SARADC reference buffer[C], 2022.
Authors:
Yi Zeng
;
Chi-Hang Chan
;
Yan Zhu
;
Rui P. Martins
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2023/03/06
Low Dropout Regulator (Ldo)
High Power Supply Rejection (Psr)
Reference Buffer
Successive-approximation-register (Sar)
Analog-to-digital Converter (Adc)
A Fully Integrated FVF LDO with Enhanced Full-Spectrum Power Supply Rejection
Journal article
Cai,Guigang, Lu,Yan, Zhan,Chenchang, Martins,Rui P.. A Fully Integrated FVF LDO with Enhanced Full-Spectrum Power Supply Rejection[J]. IEEE Transactions on Power Electronics, 2021, 36(4), 4326-4337.
Authors:
Cai,Guigang
;
Lu,Yan
;
Zhan,Chenchang
;
Martins,Rui P.
Favorite
|
TC[WOS]:
58
TC[Scopus]:
70
IF:
6.6
/
6.9
|
Submit date:2021/03/04
Flipped Voltage Follower (Fvf)
Full-spectrum Power Supply Rejection (Psr)
Fully-integrated Low-dropout (Ldo)
Low-dropout Regulator (Ldo)
Psr
Review of Analog-Assisted-Digital and Digital-Assisted-Analog Low Dropout Regulators
Journal article
Huang,Mo, Lu,Yan, Martins,Rui P.. Review of Analog-Assisted-Digital and Digital-Assisted-Analog Low Dropout Regulators[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2021, 68(1), 24-29.
Authors:
Huang,Mo
;
Lu,Yan
;
Martins,Rui P.
Favorite
|
TC[WOS]:
18
TC[Scopus]:
23
IF:
4.0
/
3.7
|
Submit date:2021/03/04
Analog-assisted-digital
Digital-assisted-analog
Low Dropout Regulator
Power Supply Rejection
Transient Response
A comparative study of digital low dropout regulators
Journal article
Huang,Mo, Lu,Yan, Martins,Rui P.. A comparative study of digital low dropout regulators[J]. Journal of Semiconductors, 2020, 41(11), 111405.
Authors:
Huang,Mo
;
Lu,Yan
;
Martins,Rui P.
Favorite
|
TC[WOS]:
8
TC[Scopus]:
12
IF:
4.8
/
3.3
|
Submit date:2021/03/04
Digital Control
Fast Transient Response
Integrated Voltage Regulator
Low Dropout Regulator (Ldo)
Power Supply Rejection (Psr)
An Analog-Proportional Digital-Integral Multiloop Digital LDO with PSR Improvement and LCO Reduction
Journal article
Huang,Mo, Lu,Yan, Martins,Rui P.. An Analog-Proportional Digital-Integral Multiloop Digital LDO with PSR Improvement and LCO Reduction[J]. IEEE Journal of Solid-State Circuits, 2020, 55(6), 1637-1650.
Authors:
Huang,Mo
;
Lu,Yan
;
Martins,Rui P.
Favorite
|
TC[WOS]:
4
TC[Scopus]:
31
IF:
4.6
/
5.6
|
Submit date:2021/03/04
Digital
Fast Response
Low Dropout Regulator (Ldo)
Power Supply Rejection (Psr)
Proportional-integral (Pi) Control
A 13-bit 8-kS/s δ ∑ Readout IC Using ZCB Integrators with an Embedded Resistive Sensor Achieving 1.05-pJ/Conversion Step and a 65-dB PSRR
Journal article
Li,Bing, Na,Ji Ping, Wang,Wei, Liu,Jia, Yang,Qian, Mak,Pui In. A 13-bit 8-kS/s δ ∑ Readout IC Using ZCB Integrators with an Embedded Resistive Sensor Achieving 1.05-pJ/Conversion Step and a 65-dB PSRR[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27(4), 843-853.
Authors:
Li,Bing
;
Na,Ji Ping
;
Wang,Wei
;
Liu,Jia
;
Yang,Qian
; et al.
Favorite
|
TC[WOS]:
9
TC[Scopus]:
12
IF:
2.8
/
2.8
|
Submit date:2020/12/04
Cmos
Figure Of Merit (Fom)
Oversampling Δ-ς Modulation
Power-supply Rejection Ratio (Psrr)
Readout Ic (roIc)
Resistive Sensor
Wheatstone Bridge
Zero-crossing-based (Zcb) Integrator
An Analog-Proportional Digital-Integral Multi-Loop Digital LDO with Fast Response, Improved PSR and Zero Minimum Load Current
Conference paper
Huang,Mo, Lu,Yan. An Analog-Proportional Digital-Integral Multi-Loop Digital LDO with Fast Response, Improved PSR and Zero Minimum Load Current[C], IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA:IEEE, 2019, 8780307.
Authors:
Huang,Mo
;
Lu,Yan
Favorite
|
TC[WOS]:
4
TC[Scopus]:
14
|
Submit date:2021/03/11
Low Dropout Regulator (Ldo)
Proportional-integral (Pi) Control
Power Supply Rejection (Psr)
Fast Response