UM

Browse/Search Results:  1-10 of 10 Help

Selected(0)Clear Items/Page:    Sort:
Design of a PAM-4 VCSEL-Based Transceiver Front-End for Beyond-400G Short-Reach Optical Interconnects Journal article
He, Jian, Lu, Donglai, Xue, Haiyun, Chen, Sikai, Liu, Han, Li, Leliang, Li, Guike, Zhang, Zhao, Liu, Jian, Liu, Liyuan, Wu, Nanjian, Yu, Ningmei, Liu, Fengman, Xiao, Xi, Chen, Yong, Qi, Nan. Design of a PAM-4 VCSEL-Based Transceiver Front-End for Beyond-400G Short-Reach Optical Interconnects[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69(11), 4345-4357.
Authors:  He, Jian;  Lu, Donglai;  Xue, Haiyun;  Chen, Sikai;  Liu, Han; et al.
Favorite | TC[WOS]:15 TC[Scopus]:20  IF:5.2/4.5 | Submit date:2022/08/05
400gbase-sr8  Continuous-time Linear Equalizer (Ctle)  Four-level Pulse Amplitude Modulation (Pam-4)  Integrated Circuit Modeling  Nonlinear Optics  Optical Receivers  Optical Superlattices  Optical Transmitters  Sige Bicmos  Trans-impedance Amplifier (Tia)  Transceiver (Trx)  Transceivers  Vertical Cavity Surface Emitting Lasers  Vertical-cavity-surface-emitting Laser (Vcsel) Driver  
A 56-Gb/s Reconfigurable Silicon-Photonics Transmitter Using High-Swing Distributed Driver and 2-Tap In-Segment Feed-Forward Equalizer in 65-nm CMOS Journal article
He, Jian, Zhang, Yuguang, Liu, Han, Liao, Qiwen, Zhang, Zhao, Li, Miaofeng, Jiang, Fan, Shi, Jingbo, Liu, Jian, Wu, Nanjian, Chen, Yong, Chiang, Patrick Yin, Yu, Ningmei, Xiao, Xi, Qi, Nan. A 56-Gb/s Reconfigurable Silicon-Photonics Transmitter Using High-Swing Distributed Driver and 2-Tap In-Segment Feed-Forward Equalizer in 65-nm CMOS[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69(3), 1159-1170.
Authors:  He, Jian;  Zhang, Yuguang;  Liu, Han;  Liao, Qiwen;  Zhang, Zhao; et al.
Favorite | TC[WOS]:10 TC[Scopus]:12  IF:5.2/4.5 | Submit date:2022/03/28
Artificial Transmission Line (t-Line)  Cmos  Distributed Driver  Extinction Ratio (Er)  Feed-forward Equalizer (Ffe)  High-swing  Mach-zehnder Modulator (Mzm)  Nrz  Optical Interconnects  Pam-4  Push-pull  Silicon-photonics  
A 1.55-to-32-gb/s four-lane transmitter with 3-tap feed forward equalizer and shared pll in 28-nm cmos Journal article
Cai, Chen, Zheng, Xuqiang, Chen, Yong, Wu, Danyu, Luan, Jian, Lu, Dechao, Zhou, Lei, Wu, Jin, Liu, Xinyu. A 1.55-to-32-gb/s four-lane transmitter with 3-tap feed forward equalizer and shared pll in 28-nm cmos[J]. Electronics (Switzerland), 2021, 10(16), 1873.
Authors:  Cai, Chen;  Zheng, Xuqiang;  Chen, Yong;  Wu, Danyu;  Luan, Jian; et al.
Favorite | TC[WOS]:3 TC[Scopus]:4  IF:2.6/2.6 | Submit date:2021/10/28
Cmos  Feed-forward Equalizer (Ffe)  High-speed Serial Interface  Phase-locked Loop (Pll)  Transmitter (Tx)  Voltage-controlled Oscillator (Vco)  
A 32-Gb/s 3.53-mW/Gb/s Adaptive Receiver AFE Employing a Hybrid CTLE, Edge-DFE and Merged Data-DFE/CDR in 65-nm CMOS Conference paper
Arya Balachandran, Yong Chen, Chirn Chye Boon. A 32-Gb/s 3.53-mW/Gb/s Adaptive Receiver AFE Employing a Hybrid CTLE, Edge-DFE and Merged Data-DFE/CDR in 65-nm CMOS[C]:IEEE, 2019, 221-224.
Authors:  Arya Balachandran;  Yong Chen;  Chirn Chye Boon
Favorite | TC[Scopus]:17 | Submit date:2021/10/28
Cmos  Analog Front-end (Afe)  Low Frequency Equalization (Lfeq)  Inductorless  Continuous-time Linear Equalizer (Ctle)  Inductorless  Channel Loss  Decision Feedback Equalization (Dfe)  Receiver  
A 0.013-mm(2) 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS Journal article
Balachandran, Arya, Chen, Yong, Boon, Chirn Chye. A 0.013-mm(2) 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26(3), 599-603.
Authors:  Balachandran, Arya;  Chen, Yong;  Boon, Chirn Chye
Favorite | TC[WOS]:16 TC[Scopus]:18  IF:2.8/2.8 | Submit date:2018/10/30
Channel Loss  Cmos Equalizer  Continuous-time Linear Equalizer (Ctle)  Figure Of Merit (Fom)  Inductorless  Intersymbol Interference (Isi)  Low-frequency Equalization (Lfeq)  
A 0.013-mm2 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer under 21-dB Channel Loss in 65-nm CMOS Journal article
Balachandran A., Chen Y., Boon C.C.. A 0.013-mm2 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer under 21-dB Channel Loss in 65-nm CMOS[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 26(3), 599-603.
Authors:  Balachandran A.;  Chen Y.;  Boon C.C.
Favorite | TC[WOS]:16 TC[Scopus]:18 | Submit date:2019/02/14
Channel Loss  Cmos Equalizer  Continuoustime Linear Equalizer (Ctle)  Figure Of Merit (Fom)  Inductorless  Intersymbol Interference (Isi)  Low-frequency Equalization (Lfeq)  
An 18-Gb/s fully integrated optical receiver with adaptive cascaded equalizer Journal article
Pan Q., Wang Y., Lu Y., Yue C.P.. An 18-Gb/s fully integrated optical receiver with adaptive cascaded equalizer[J]. IEEE Journal on Selected Topics in Quantum Electronics, 2016, 22(6).
Authors:  Pan Q.;  Wang Y.;  Lu Y.;  Yue C.P.
Favorite | TC[WOS]:24 TC[Scopus]:29 | Submit date:2019/02/14
Adaptive Equalizer  Continuous-time Linear Equalizer (Ctle)  Dc Offset Cancellation  Inverter-based Cascode Transimpedance Amplifier  Limiting Amplifier (La)  Low Dropout Regulator  Optical Receivers  Optoelectronic Integrated Circuits  Silicon Photodetector  
Channel modeling and power consumption analysis for galvanic coupling intra-body communication Journal article
Gao, Yue Ming, Ye, Yan Ting, Vai, Mang I., Du, Min, Pun, Sio Hang. Channel modeling and power consumption analysis for galvanic coupling intra-body communication[J]. Eurasip Journal on Wireless Communications and Networking, 2016.
Authors:  Gao, Yue Ming;  Ye, Yan Ting;  Vai, Mang I.;  Du, Min;  Pun, Sio Hang
Favorite | TC[WOS]:6 TC[Scopus]:8  IF:2.3/2.2 | Submit date:2019/02/14
Fsk  Ibc  Human Channel Mode  Modulation Methods  Equalizer  Tdma  Csma/ca  
A Highly-scalable analog equalizer using a tunable and current-reusable for 10-Gb/s I/O Links Journal article
Yong Chen, Pui-In Mak, Yan Wang. A Highly-scalable analog equalizer using a tunable and current-reusable for 10-Gb/s I/O Links[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, 23(5), 978-982.
Authors:  Yong Chen;  Pui-In Mak;  Yan Wang
Favorite | TC[WOS]:15 TC[Scopus]:24  IF:2.8/2.8 | Submit date:2019/02/12
Active Inductor  Analog Equalizer  Cmos  Eye-opening Rate  Jitter  Negative Miller Capacitor  Positive-feedback.  
Channel modeling and simulation for galvanic coupling intra-body communication Conference paper
Gao Y.M., Li X.X., Lucev Vasic Z., Pun S.H., Mak P.U., Krois I., Cifrek M., Vai M.I.. Channel modeling and simulation for galvanic coupling intra-body communication[C], 2014, 655-658.
Authors:  Gao Y.M.;  Li X.X.;  Lucev Vasic Z.;  Pun S.H.;  Mak P.U.; et al.
Favorite | TC[Scopus]:3 | Submit date:2019/02/14
Constellation Diagrams  Equalizer  Human Channel Mode  Intra-body Communication (Ibc)  Modulation Methods