English | 繁體

Search in the results

UM

Browse/Search Results:  1-10 of 99 Help

Selected(0)Clear Items/Page:    Sort:
A ULP Long-Range Active-RF Tag With Automatically Calibrated Antenna–TRX Interface Journal article
Yang, Zhizhan, Yin, Jun, Yu, Wei Han, Zhang, Haochen, Martins, Rui P., Mak, Pui In. A ULP Long-Range Active-RF Tag With Automatically Calibrated Antenna–TRX Interface[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59(11), 3670-3682.
Authors:  Yang, Zhizhan;  Yin, Jun;  Yu, Wei Han;  Zhang, Haochen;  Martins, Rui P.; et al.
Favorite | TC[WOS]:1 TC[Scopus]:1  IF:4.6/5.6 | Submit date：2024/06/05
Antenna  Energy Efficiency  Event-driven  Internet Of Things (Iot)  Power Amplifier (Pa)  Rf Transceiver  Radio-frequency Identification (Rfid)  Ultra-low Power (Ulp)  Voltage-controlled Oscillator (Vco)  
A 28-nm 18.7 TOPS/mm 2 89.4-to-234.6 TOPS/W 8b Single-Finger eDRAM Compute-in-Memory Macro With Bit-Wise Sparsity Aware and Kernel-Wise Weight Update/Refresh Journal article
Zhan, Yi, Yu, Wei Han, Un, Ka Fai, Martins, Rui P., Mak, Pui In. A 28-nm 18.7 TOPS/mm 2 89.4-to-234.6 TOPS/W 8b Single-Finger eDRAM Compute-in-Memory Macro With Bit-Wise Sparsity Aware and Kernel-Wise Weight Update/Refresh[J]. IEEE Journal of Solid-State Circuits, 2024, 59(11), 3866-3876.
Authors:  Zhan, Yi;  Yu, Wei Han;  Un, Ka Fai;  Martins, Rui P.;  Mak, Pui In
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:4.6/5.6 | Submit date：2024/05/16
Compute-in-memory (Cim)  Deep Neural Network (Dnn)  Embedded Dynamic Random Access Memory (Edram)  Input-sparsity  Single-finger (Sf)  Weight Update/refresh  
An FPGA-Based Transformer Accelerator With Parallel Unstructured Sparsity Handling for Question-Answering Applications Journal article
Cao, Rujian, Zhao, Zhongyu, Un, Ka Fai, Yu, Wei Han, Martins, Rui P., Mak, Pui In. An FPGA-Based Transformer Accelerator With Parallel Unstructured Sparsity Handling for Question-Answering Applications[J]. IEEE Transactions on Circuits and Systems II-Express Briefs, 2024, 71(11), 4688-4692.
Authors:  Cao, Rujian;  Zhao, Zhongyu;  Un, Ka Fai;  Yu, Wei Han;  Martins, Rui P.; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:4.0/3.7 | Submit date：2024/10/10
Sparse Matrices  Computational Modeling  Transformers  Hardware  Energy Efficiency  Circuits  Throughput  Dataflow  Digital Accelerator  Energy-efficient  Field-programmable Gate Array (Fpga)  Sparsity  Transformer  
A 5T-SRAM Based Computing-in-Memory Macro Featuring Partial Sum Boosting and Analog Non-Uniform Quantization Conference paper
Xin, Guoqiang, Tan, Fei, Li, Junde, Chen, Junren, Yu, Wei Han, Un, Ka Fai, Martins, Rui P., Mak, Pui In. A 5T-SRAM Based Computing-in-Memory Macro Featuring Partial Sum Boosting and Analog Non-Uniform Quantization[C]:Institute of Electrical and Electronics Engineers Inc., 2024, 882-887.
Authors:  Xin, Guoqiang;  Tan, Fei;  Li, Junde;  Chen, Junren;  Yu, Wei Han; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0 | Submit date：2024/10/10
5t-sram  Analog Non-uniform Quantization (Anuq)  Computing-in-memory (Clm)  Machine Learning (Ml)  Matrix-vector Multiplication (Mvm)  Partial Sum Boosting (Psb)  
E3 ubiquitin ligase UBR5 modulates circadian rhythm by facilitating the ubiquitination and degradation of the key clock transcription factor BMAL1 Journal article
Duan, Chunyan, Li, Yue, Zhi, Haoyu, Tian, Yao, Huang, Zhengyun, Chen, Suping, Zhang, Yang, Liu, Qing, Zhou, Liang, Jiang, Xiaogang, Ullah, Kifayat, Guo, Qing, Liu, Zhaohui, Xu, Ying, Han, Junhai, Hou, Jiajie, O’Connor, Darran P., Xu, Guo qiang. E3 ubiquitin ligase UBR5 modulates circadian rhythm by facilitating the ubiquitination and degradation of the key clock transcription factor BMAL1[J]. ACTA PHARMACOLOGICA SINICA, 2024, 45, 1793-1808.
Authors:  Duan, Chunyan;  Li, Yue;  Zhi, Haoyu;  Tian, Yao;  Huang, Zhengyun; et al.
Favorite | TC[WOS]:2 TC[Scopus]:1  IF:6.9/7.6 | Submit date：2024/06/05
Bmal1  Circadian Rhythm  Proteomics  Transcriptional Activity  Ubiquitination  Ubr5  
A Battery-Free Crystal-Less BLE Transmitter Tag With Fully-Integrated RF Harvesting and Multitag TDD and FDD Broadcasting Journal article
Lin, Liwen, Yu, Wei Han, Shao, Haijun, Yin, Jun, Lei, Ka Meng, Martins, Rui P., Mak, Pui In. A Battery-Free Crystal-Less BLE Transmitter Tag With Fully-Integrated RF Harvesting and Multitag TDD and FDD Broadcasting[J]. IEEE Transactions on Microwave Theory and Techniques, 2024.
Authors:  Lin, Liwen;  Yu, Wei Han;  Shao, Haijun;  Yin, Jun;  Lei, Ka Meng; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:4.1/4.2 | Submit date：2024/10/10
Battery  Bluetooth Low Energy (Ble)  Crystal (Xtal)  Frequency Retaining Technique  Frequency-division Duplex (Fdd)  Over-the-air (Ota)  Rf Reference Phase-locked Loop (Pll)  Time-division Duplex (Tdd)  Trifilar Rf Harvester  Vdd-insensitive Voltage Control Oscillator And Power Amplifier (Vco-pa)  
A 1.8% FAR, 2 ms Decision Latency, 1.73 nJ/Decision Keywords-Spotting (KWS) Chip Incorporating Transfer-Computing Speaker Verification, Hybrid-IF-Domain Computing and Scalable 5T-SRAM Journal article
TAN FEI, YU WEI HAN, LIN JINHAI, UN KA FAI, RUI P. MARTINS, MAK PUI IN. A 1.8% FAR, 2 ms Decision Latency, 1.73 nJ/Decision Keywords-Spotting (KWS) Chip Incorporating Transfer-Computing Speaker Verification, Hybrid-IF-Domain Computing and Scalable 5T-SRAM[J]. IEEE Journal of Solid State Circuits, 2024.
Authors:  TAN FEI;  YU WEI HAN;  LIN JINHAI;  UN KA FAI;  RUI P. MARTINS; et al.
Favorite |  | Submit date：2024/08/19
An FPGA-Based Transformer Accelerator with Parallel Unstructured Sparsity Handling for Question-Answering Applications Journal article
CAO RUJIAN, ZHAO ZHONGYU, UN KA FAI, YU WEI HAN, RUI P. MARTINS, MAK PUI IN. An FPGA-Based Transformer Accelerator with Parallel Unstructured Sparsity Handling for Question-Answering Applications[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024.
Authors:  CAO RUJIAN;  ZHAO ZHONGYU;  UN KA FAI;  YU WEI HAN;  RUI P. MARTINS; et al.
Favorite |  | Submit date：2024/08/29
A 90.7-nW Vibration-Based Condition Monitoring Chip Featuring a Digital Compute-in-Memory-Based DNN Accelerator Using an Ultra-Low-Power 13T-SRAM Cell Journal article
Zhang, Haochen, Yu, Wei Han, Yang, Zhizhan, Un, Ka Fai, Yin, Jun, Martins, Rui P., Mak, Pui In. A 90.7-nW Vibration-Based Condition Monitoring Chip Featuring a Digital Compute-in-Memory-Based DNN Accelerator Using an Ultra-Low-Power 13T-SRAM Cell[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024.
Authors:  Zhang, Haochen;  Yu, Wei Han;  Yang, Zhizhan;  Un, Ka Fai;  Yin, Jun; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:4.6/5.6 | Submit date：2024/08/05
13t-sram  Accelerometer Sensor  Compute-in-memory (Cim)  Deep Neural Network (Dnn)  Feature Extractor  Internet-of-things  Ultra-low Power (Ulp)  Vibration-based Condition Monitoring (Vbcm)  
FLEX-CIM: A Flexible Kernel Size 1-GHz 181.6-TOPS/W 25.63-TOPS/mm2 Analog Compute-in-Memory Macro Journal article
Fu, Yuzhao, Yu, Wei Han, Un, Ka Fai, Chan, Chi Hang, Zhu, Yan, Zhang, Minglei, Martins, Rui P., Mak, Pui In. FLEX-CIM: A Flexible Kernel Size 1-GHz 181.6-TOPS/W 25.63-TOPS/mm2 Analog Compute-in-Memory Macro[J]. IEEE Journal of Solid-State Circuits, 2024.
Authors:  Fu, Yuzhao;  Yu, Wei Han;  Un, Ka Fai;  Chan, Chi Hang;  Zhu, Yan; et al.
Favorite | TC[WOS]:1 TC[Scopus]:1  IF:4.6/5.6 | Submit date：2024/05/16
Analog Partial Sum (Aps)  Compute-in-memory (Cim)  Convolutional Neural Network (Cnn)  Flexible Kernel Size  Utilization