English | 繁體

Search in the results

UM

Browse/Search Results:  1-10 of 99 Help

Selected(0)Clear Items/Page:    Sort:
A 362-TOPS/W Mixed-Signal MAC Macro With Sampling-Weight-Nonlinearity Cancellation and Dynamic-Amplified Accumulation Journal article
Zhang, Ran, Cen, Xueru, Un, Ka Fai, Guo, Mingqiang, Qi, Liang, Martins, Rui P., Sin, Sai Weng. A 362-TOPS/W Mixed-Signal MAC Macro With Sampling-Weight-Nonlinearity Cancellation and Dynamic-Amplified Accumulation[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2025, 1-13.
Authors:  Zhang, Ran;  Cen, Xueru;  Un, Ka Fai;  Guo, Mingqiang;  Qi, Liang; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:5.2/4.5 | Submit date：2025/01/22
Dac Driver  Dynamic Amplifier  Machine Learning (Ml)  Mixed-signal Multiply-and-accumulate (Mac)  Multi-bit Neural Network  
Analyses Concerning the Phase Noise and Nonlinear Behavior of the Charge-Sharing Integrator-Based Hybrid PLL Journal article
Song, Jingrun, Yang, Xinyu, Liu, Jiaxu, Liu, Yueduo, Zhu, Zihao, Han, Zhengxuan, Zhang, Zehao, Liu, Jiaxin, Zhang, Hongshuai, Yin, Jun, Mak, Pui In, Yang, Shiheng. Analyses Concerning the Phase Noise and Nonlinear Behavior of the Charge-Sharing Integrator-Based Hybrid PLL[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2024.
Authors:  Song, Jingrun;  Yang, Xinyu;  Liu, Jiaxu;  Liu, Yueduo;  Zhu, Zihao; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:5.2/4.5 | Submit date：2024/12/26
Charge-sharing Integrator  Hybrid Pll (hPll)  Digital Pll (dPll)  Digitally Controlled Oscillator (Dco)  Jitter  Multi-rate  Nonlinearity  Phase Noise (Pn)  Prediction  Spur  Spectrum  
A 97.8 GOPS/W FPGA-Based Residual-Block-Aware CNN Accelerator Featuring Multi-Clock PW2 Pipeline and Adaptive-Resolution Quantization Journal article
Li, Jixuan, Li, Ke, Un, Ka Fai, Yu, Wei Han, Martins, Rui P., Mak, Pui In. A 97.8 GOPS/W FPGA-Based Residual-Block-Aware CNN Accelerator Featuring Multi-Clock PW2 Pipeline and Adaptive-Resolution Quantization[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2024.
Authors:  Li, Jixuan;  Li, Ke;  Un, Ka Fai;  Yu, Wei Han;  Martins, Rui P.; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:5.2/4.5 | Submit date：2024/12/26
Convolutional Neural Network (Cnn)  Digital Signal Processing (Dsp)  Field-programmable Gate Array (Fpga)  Processing Unit (Pe) Utilization  Residual Block  
A Single-Inductor Multiple-Output DC–DC Converter With Fixed-Frequency Victim-Last Charge Control for Reduced Cross Regulation Journal article
Li, Yang, Huang, Mo, Martins, Rui P., Lu, Yan. A Single-Inductor Multiple-Output DC–DC Converter With Fixed-Frequency Victim-Last Charge Control for Reduced Cross Regulation[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2024, 71(8), 3904-3914.
Authors:  Li, Yang;  Huang, Mo;  Martins, Rui P.;  Lu, Yan
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:5.2/4.5 | Submit date：2024/06/05
Simo Dc–dc Converter  Victim-last Control  Charge Control  Cross-regulation  Charge-error Calibration  
0.4-V Supply, 12-nW Reverse Bandgap Voltage Reference with Single BJT and Indirect Curvature Compensation Journal article
Chon-Fai Lee, Chi-Wa U, Rui P. Martins, Chi-Seng Lam. 0.4-V Supply, 12-nW Reverse Bandgap Voltage Reference with Single BJT and Indirect Curvature Compensation[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2024.
Authors:  Chon-Fai Lee;  Chi-Wa U;  Rui P. Martins;  Chi-Seng Lam
Favorite |   IF:5.2/4.5 | Submit date：2024/08/26
A 28-nm Computing-in-Memory-Based Super-Resolution Accelerator Incorporating Macro-Level Pipeline and Texture/Algebraic Sparsity Journal article
Wu, Hao, Chen, Yong, Yuan, Yiyang, Yue, Jinshan, Fu, Xiangqu, Ren, Qirui, Luo, Qing, Mak, Pui In, Wang, Xinghua, Zhang, Feng. A 28-nm Computing-in-Memory-Based Super-Resolution Accelerator Incorporating Macro-Level Pipeline and Texture/Algebraic Sparsity[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2024, 71(2), 689-702.
Authors:  Wu, Hao;  Chen, Yong;  Yuan, Yiyang;  Yue, Jinshan;  Fu, Xiangqu; et al.
Favorite | TC[WOS]:1 TC[Scopus]:1  IF:5.2/4.5 | Submit date：2024/02/22
Algebraic Sparsity (As)  Cmos  Computing-in-memory (Cim)  Multiply-accumulation (Mac)  Structured Sparsity (Ss)  Super-resolution (Sr)  Texture Sparsity (Ts)  
A Systematic Review of Voltage Reference Circuits: Spanning Room Temperature to Cryogenic Applications Review article
2024
Authors:  Deng, Chen;  Wu, Sai;  Liu, Chengcheng;  Peng, Yatao;  Law, Man Kay; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:5.2/4.5 | Submit date：2024/12/26
Bjt  Cmos  Cryogenic Temperature  Dtmos  Fd-soi  Quantum Controller  Reference Circuits  Sige  
A Radio-Frequency Cross-Connected Rectifier With LC Source Degeneration Journal article
Chen, Qiujin, Huang, Mo, Xia, Tian, Yin, Jun, Liu, Haiwen, Martins, Rui P., Lu, Yan. A Radio-Frequency Cross-Connected Rectifier With LC Source Degeneration[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2023, 71(2), 573-582.
Authors:  Chen, Qiujin;  Huang, Mo;  Xia, Tian;  Yin, Jun;  Liu, Haiwen; et al.
Favorite | TC[WOS]:5 TC[Scopus]:5  IF:5.2/4.5 | Submit date：2024/03/07
Cross-connected  Energy Harvesting  Radio Frequency  Rectifier  Source De Generation  
An 1V Supply, 740nW, 8.7ppm/℃ Bandgap Voltage Reference Employing Segmented Curvature Compensation Journal article
Chi-Wa U, Cong Liu, Rui P. Martins, Chi-Seng Lam. An 1V Supply, 740nW, 8.7ppm/℃ Bandgap Voltage Reference Employing Segmented Curvature Compensation[J]. IEEE Transactions on Circuits and Systems I - Regular Papers, 2023, 70(12), 4755 - 4766.
Authors:  Chi-Wa U;  Cong Liu;  Rui P. Martins;  Chi-Seng Lam
Favorite | TC[WOS]:7 TC[Scopus]:9  IF:5.2/4.5 | Submit date：2023/08/31
Bandgap Reference  Segmented Curvature Compensation  Temperature Coefficient  
A Continuous-Output-Current Buck-Boost Converter Without Right-Half-Plane-Zero (RHPZ) Journal article
Pan, Caolei, Zhan, Chenchang, Martins, Rui P., Lam, Chi Seng. A Continuous-Output-Current Buck-Boost Converter Without Right-Half-Plane-Zero (RHPZ)[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2023, 70(12), 4719-4728.
Authors:  Pan, Caolei;  Zhan, Chenchang;  Martins, Rui P.;  Lam, Chi Seng
Favorite | TC[WOS]:7 TC[Scopus]:8  IF:5.2/4.5 | Submit date：2024/02/22
Buck-boost Converter  Continuous Output Current  Mode Selection  Output Voltage Ripple  Right-half-plane-zero (Rhpz)  Voltage Conversion Ratio