×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
Faculty of Scien... [5]
THE STATE KEY LA... [4]
INSTITUTE OF MIC... [4]
Authors
RUI PAULO DA SIL... [3]
LAW MAN KAY [3]
MAK PUI IN [2]
JIANG YANG [2]
LAM CHI SENG [1]
LU YAN [1]
More...
Document Type
Journal article [5]
Date Issued
2023 [1]
2022 [3]
2007 [1]
Language
英語English [5]
Source Publication
IEEE JOURNAL OF ... [2]
IEEE Journal of ... [1]
IEEE Transaction... [1]
Journal of Circu... [1]
Indexed By
SCIE [5]
EI [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-5 of 5
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
A 93.4% Peak Efficiency CLOAD-Free Multi-Phase Switched-Capacitor DC–DC Converter Achieving a Fast DVS up to 222.5 mV/ns
Journal article
Li, Feiyu, Fang, Qishen, Wu, Jiangchao, Jiang, Yang, Mak, Pui In, Martins, Rui P., Law, Man Kay. A 93.4% Peak Efficiency CLOAD-Free Multi-Phase Switched-Capacitor DC–DC Converter Achieving a Fast DVS up to 222.5 mV/ns[J]. IEEE Journal of Solid-State Circuits, 2023, 59(6), 1747-1758.
Authors:
Li, Feiyu
;
Fang, Qishen
;
Wu, Jiangchao
;
Jiang, Yang
;
Mak, Pui In
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.6
/
5.6
|
Submit date:2024/02/22
Capacitors
Delays
Dynamic Voltage Scaling (Dvs)
Multi-phase
Power System Dynamics
Switched-capacitor (Sc) Dc–dc Converter
Switches
System-on-chip
Video Recording
Voltage Control
Voltage Conversion Ratio (Vcr)
An SC-Parallel-Inductor Hybrid Buck Converter With Reduced Inductor Voltage and Current
Journal article
Guigang Cai, Yan Lu, Rui P. Martins. An SC-Parallel-Inductor Hybrid Buck Converter With Reduced Inductor Voltage and Current[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 58(6), 1758 - 1768.
Authors:
Guigang Cai
;
Yan Lu
;
Rui P. Martins
Favorite
|
TC[WOS]:
13
TC[Scopus]:
14
IF:
4.6
/
5.6
|
Submit date:2023/01/30
Always-dual-path (Adp)
Buck Converter
Buck Converters
Capacitors
Dc–dc Converter
Density Measurement
Hybrid Converter
Hybrid Step-down Converter
Inductors
Reduced Inductor Current
Switched-capacitor (Sc)
Switches
Topology
Video Recording
Arithmetic Progression Switched-Capacitor DC-DC Converter Topology With Soft VCR Transitions and Quasi-Symmetric Two-Phase Charge Delivery
Journal article
Yang Jiang, Man Kay Law, Pui In Mak, Rui P. Martins. Arithmetic Progression Switched-Capacitor DC-DC Converter Topology With Soft VCR Transitions and Quasi-Symmetric Two-Phase Charge Delivery[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57(10), 2919-2933.
Authors:
Yang Jiang
;
Man Kay Law
;
Pui In Mak
;
Rui P. Martins
Favorite
|
TC[WOS]:
6
TC[Scopus]:
7
IF:
4.6
/
5.6
|
Submit date:2022/05/17
Bootstrapping Driver
Capacitors
Charge Sharing
Dc-dc Converter
Reconfigurable
Soft Transition
Steady-state
Switched-capacitor (Sc)
Switches
Topology
Topology
Video Recording
Voltage
Voltage Control
Voltage Conversion Ratio (Vcr).
Switched-Capacitor Bandgap Voltage Reference for IoT Applications
Journal article
U, Chi Wa, Law, Man Kay, Lam, Chi Seng, Martins, Rui P.. Switched-Capacitor Bandgap Voltage Reference for IoT Applications[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69(1), 16-29.
Authors:
U, Chi Wa
;
Law, Man Kay
;
Lam, Chi Seng
;
Martins, Rui P.
Favorite
|
TC[WOS]:
14
TC[Scopus]:
17
IF:
5.2
/
4.5
|
Submit date:2021/09/20
Bandgap Voltage Reference
Capacitors
Clocks
Integrated Circuit Modeling
Internet Of Things
Low Power
Low Voltage
Power Demand
Resistance
Switched Capacitor Circuits
Temperature Coefficient.
Temperature Distribution
Interactive IIR SC multirate compiler applied to multistage decimator design
Journal article
PHILLIP N. CHEONG, R. P. MARTINS. Interactive IIR SC multirate compiler applied to multistage decimator design[J]. Journal of Circuits, Systems and Computers, 2007, 16(4), 517-525.
Authors:
PHILLIP N. CHEONG
;
R. P. MARTINS
Favorite
|
TC[WOS]:
2
TC[Scopus]:
2
IF:
0.9
/
0.9
|
Submit date:2019/02/11
Iir Filter
Multistage
Switched Capacitors
Decimator Design
Compiler