×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [5]
THE STATE KEY LA... [2]
Faculty of Scien... [2]
Authors
YIN JUN [4]
MAK PUI IN [2]
Document Type
Journal article [6]
Date Issued
2022 [1]
2019 [2]
2016 [2]
2010 [1]
Language
英語English [6]
Source Publication
IEEE Journal of ... [2]
IEEE Transaction... [2]
IEEE JOURNAL OF ... [1]
IEEE Transaction... [1]
Indexed By
SCIE [4]
CPCI-S [2]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-6 of 6
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Accurate Performance Evaluation of Jitter-Power FOM for Multiplying Delay-Locked Loop
Journal article
Liu, Yueduo, Bao, Rongxin, Zhu, Zihao, Yang, Shiheng, Zhou, Xiong, Li, Qiang, Yin, Jun, Mak, Pui In. Accurate Performance Evaluation of Jitter-Power FOM for Multiplying Delay-Locked Loop[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69(2), 495-505.
Authors:
Liu, Yueduo
;
Bao, Rongxin
;
Zhu, Zihao
;
Yang, Shiheng
;
Zhou, Xiong
; et al.
Favorite
|
TC[WOS]:
1
TC[Scopus]:
1
IF:
5.2
/
4.5
|
Submit date:2022/03/04
Voltage-controlled Oscillators
Jitter
Clocks
Phase Noise (Pn)
Topology
Performance Evaluation
Delays
Figure Of Merit (Fom)
Injection-locked Clock Multiplier (Ilcm)
Multiplying Delay-locked Loop (Mdll)
Power
Ring Voltage-controlled Oscillator (Rvco)
A 0.0056-mm2 -249-dB-FoM All-Digital MDLL using a block-sharing offset-free frequency-tracking loop and dual multiplexed-ring VCOs
Journal article
Shiheng Yang, Jun Yin, Pui-In Mak, Rui P. Martins. A 0.0056-mm2 -249-dB-FoM All-Digital MDLL using a block-sharing offset-free frequency-tracking loop and dual multiplexed-ring VCOs[J]. IEEE Journal of Solid-State Circuits, 2019, 54(1), 88-98.
Authors:
Shiheng Yang
;
Jun Yin
;
Pui-In Mak
;
Rui P. Martins
Favorite
|
TC[WOS]:
27
TC[Scopus]:
28
IF:
4.6
/
5.6
|
Submit date:2019/02/11
Clock Multiplier
Digital-controlled Delay Line (Dcdl)
Frequency-tracking Loop (Ftl)
Injection-locked Phase-locked Loop (Il-pll)
Multiplying Delay-locked Loop (Mdll)
Phase Noise
Ring Voltage-controlled Oscillator (Rvco)
Root-mean-square (Rms) Jitter
A 0.0056-mm² -249-dB-FoM All-Digital MDLL Using a Block-Sharing Offset-Free Frequency-Tracking Loop and Dual Multiplexed-Ring VCOs
Journal article
Yang, S., Yin, J., Mak, P. I., Martins, R. P.. A 0.0056-mm² -249-dB-FoM All-Digital MDLL Using a Block-Sharing Offset-Free Frequency-Tracking Loop and Dual Multiplexed-Ring VCOs[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 88-98.
Authors:
Yang, S.
;
Yin, J.
;
Mak, P. I.
;
Martins, R. P.
Favorite
|
TC[WOS]:
27
TC[Scopus]:
28
IF:
4.6
/
5.6
|
Submit date:2022/01/24
Clock Multiplier
Digital-controlled Delay Line (Dcdl)
Frequency-tracking Loop (Ftl)
Injection-locked Phase-locked Loop (Il-pll)
Multiplying Delay-locked Loop (Mdll)
Phase Noise
Ring Voltage-controlled Oscillator (Rvco)
Root-mean-square (Rms) Jitter
A 0.05-to-10GHz, 19-to-22GHz, and 38-to-44GHz Frequency Synthesizer for Software-Defined Radios in 0.13-um CMOS Process
Journal article
Rong, S., Yin, J., Luong, H.. A 0.05-to-10GHz, 19-to-22GHz, and 38-to-44GHz Frequency Synthesizer for Software-Defined Radios in 0.13-um CMOS Process[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2016, 109-113.
Authors:
Rong, S.
;
Yin, J.
;
Luong, H.
Favorite
|
IF:
4.0
/
3.7
|
Submit date:2022/08/19
Frequency synthesizer
soft-ware defined radio
SDR
UWB
fast hopping
mm-Wave
dual band
voltagecontrolled oscillator
injection-locked frequency multiplier
injection-locked oscillator
sub-harmonic injection
A 0.05- to 10-GHz, 19- to 22-GHz, and 38- to 44-GHz frequency synthesizer for software-defined radios in 0.13-μm CMOS process
Journal article
Rong S., Yin J., Luong H.C.. A 0.05- to 10-GHz, 19- to 22-GHz, and 38- to 44-GHz frequency synthesizer for software-defined radios in 0.13-μm CMOS process[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2016, 63(1), 109-113.
Authors:
Rong S.
;
Yin J.
;
Luong H.C.
Favorite
|
TC[WOS]:
22
TC[Scopus]:
27
|
Submit date:2019/02/14
Dual Band
Fast Hopping
Frequency Synthesizer
Injection-locked Frequency Multiplier
Injection-locked Oscillator
Mm-wave
Sdr
Soft-ware Defined Radio
Sub-harmonic Injection
Uwb
Voltage Controlled Oscillator
A system-on-chip EPC Gen-2 passive UHF RFID tag with embedded temperature sensor
Journal article
Yin J., Yi J., Law M.K., Ling Y., Lee M.C., Ng K.P., Gao B., Luong H.C., Bermak A., Chan M., Ki W.-H., Tsui C.-Y., Yuen M.. A system-on-chip EPC Gen-2 passive UHF RFID tag with embedded temperature sensor[J]. IEEE Journal of Solid-State Circuits, 2010, 45(11), 2404-2420.
Authors:
Yin J.
;
Yi J.
;
Law M.K.
;
Ling Y.
;
Lee M.C.
; et al.
Favorite
|
TC[WOS]:
146
TC[Scopus]:
184
|
Submit date:2019/02/14
Clock
Energy Harvesting
Injection-locked
Low Power
Passive Tag
Radio-frequency Identification
Rfid
System-on-chip
Temperature Sensor