English | 繁體

Search in the results

UM

Browse/Search Results:  1-4 of 4 Help

Selected(0)Clear Items/Page:    Sort:
An 11-bit 100-MS/s Pipelined-SAR ADC Reusing PVT-Stabilized Dynamic Comparator in 65-nm CMOS Journal article
Zhang, Jin, Ren, Xiaoqian, Liu, Shubin, Chan, Chi Hang, Zhu, Zhangming. An 11-bit 100-MS/s Pipelined-SAR ADC Reusing PVT-Stabilized Dynamic Comparator in 65-nm CMOS[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 67(7), 1174-1178.
Authors:  Zhang, Jin;  Ren, Xiaoqian;  Liu, Shubin;  Chan, Chi Hang;  Zhu, Zhangming
Favorite | TC[WOS]:9 TC[Scopus]:18  IF:4.0/3.7 | Submit date：2021/12/06
Analog-to-digital Converter (Adc)  Full Dynamic Adc  Pipelined Successive-approximation-register (Sar)  Pvt-stabilized Dynamic Amplification  Reused Comparator  
A digital LDO with Co-SA logics and TSPC dynamic latches for fast transient response Journal article
Zhao,Lei, Lu,Yan, Martins,Rui P.. A digital LDO with Co-SA logics and TSPC dynamic latches for fast transient response[J]. IEEE Solid-State Circuits Letters, 2018, 1(6), 154-157.
Authors:  Zhao,Lei;  Lu,Yan;  Martins,Rui P.
Favorite | TC[WOS]:13 TC[Scopus]:16  IF:2.2/2.0 | Submit date：2021/03/09
Continuous-time Comparator  Digital Low-dropout Regulator (Dldo)  Dynamic Logic  Transient Response  True Single-phase Clock (Tspc) Latch  
Systematic analysis and cancellation of kickback noise in a dynamic latched comparator Journal article
Ka-Meng Lei, Pui-In Mak, Rui P. Martins. Systematic analysis and cancellation of kickback noise in a dynamic latched comparator[J]. Analog Integrated Circuits and Signal Processing, 2013, 77(2), 277-284.
Authors:  Ka-Meng Lei;  Pui-In Mak;  Rui P. Martins
Favorite | TC[WOS]:17 TC[Scopus]:23  IF:1.2/1.0 | Submit date：2019/02/11
Analog-to-digital Converter (Adc)  Cmos  Dynamic Latched Comparator  Kickback Noise  
A voltage-controlled capacitance offset calibration technique for high resolution dynamic comparator Conference paper
Chan C.-H., Zhu Y., Chio U.-F., Sin S.-W., U S.P., Martins R.P.. A voltage-controlled capacitance offset calibration technique for high resolution dynamic comparator[C], 2009, 392-395.
Authors:  Chan C.-H.;  Zhu Y.;  Chio U.-F.;  Sin S.-W.;  U S.P.; et al.
Favorite | TC[WOS]:13 TC[Scopus]:19 | Submit date：2019/02/11
Dynamic Comparator  Offset Calibration