×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [4]
Faculty of Scien... [4]
THE STATE KEY LA... [3]
Authors
MAK PUI IN [4]
YIN JUN [3]
RUI PAULO DA SIL... [2]
CHEN YONG [1]
Document Type
Journal article [4]
Date Issued
2023 [1]
2022 [1]
2019 [1]
2018 [1]
Language
英語English [4]
Source Publication
Chip [1]
IEEE Transaction... [1]
IEEE Transaction... [1]
IEEE Transaction... [1]
Indexed By
SCIE [3]
卓越期刊 [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-4 of 4
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
Ring-VCO-based Phase-Locked Loops for Clock Generation – Design Considerations and State-of-the-Art
Journal article
Shiheng Yang, Jun Yin, Yueduo Liu, Rongxin Bao, Zihao Zhu, Jiahui Lin, Qiang Li, Pui-In Mak, Rui P. Martins. Ring-VCO-based Phase-Locked Loops for Clock Generation – Design Considerations and State-of-the-Art[J]. Chip, 2023, 2(2), 1-10.
Authors:
Shiheng Yang
;
Jun Yin
;
Yueduo Liu
;
Rongxin Bao
;
Zihao Zhu
; et al.
Favorite
|
TC[WOS]:
1
TC[Scopus]:
3
|
Submit date:2023/08/19
Clock Generation, Ic Design, Phase-locked Loop (Pll), Frequency Synthesizer
A 3.57-mW 2.88-GHz Multi-Phase Injection-Locked Ring-VCO with a 200-kHz 1/f3 Phase Noise Corner
Journal article
Fan, Chao, Zhao, Ya, Zhang, Yanlong, Yin, Jun, Geng, Li, Mak, Pui In. A 3.57-mW 2.88-GHz Multi-Phase Injection-Locked Ring-VCO with a 200-kHz 1/f3 Phase Noise Corner[J]. IEEE Transactions on Circuits and Systems II - Express Briefs, 2022, 70(3), 865-869.
Authors:
Fan, Chao
;
Zhao, Ya
;
Zhang, Yanlong
;
Yin, Jun
;
Geng, Li
; et al.
Favorite
|
TC[WOS]:
7
TC[Scopus]:
8
IF:
4.0
/
3.7
|
Submit date:2023/01/30
Cmos
Ring Voltage-controlled Oscillator (Rvco)
Phase Noise
Flicker Noise
1/f3 Phase Noise Corner
Inherent Low-frequency Output
Multi-phase Injection Locking (Mpil)
Clock Generation
Analysis and verification of jitter in bang-bang clock and data recovery circuit with a second-order loop filter
Journal article
Ge,Xinyi, Chen,Yong, Zhao,Xiaoteng, Mak,Pui In, Martins,Rui P.. Analysis and verification of jitter in bang-bang clock and data recovery circuit with a second-order loop filter[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27(10), 2223-2236.
Authors:
Ge,Xinyi
;
Chen,Yong
;
Zhao,Xiaoteng
;
Mak,Pui In
;
Martins,Rui P.
Favorite
|
TC[WOS]:
19
TC[Scopus]:
19
IF:
2.8
/
2.8
|
Submit date:2021/03/09
Bang-bang Clock And Data Recovery (Bbcdr)
Bang-bang Phase Detector (Bbpd)
Binary
Fourier Series
Jitter Generation (Jgen)
Jitter Tolerance (Jtol)
Jitter Transfer Function (Jtf)
Linear Phase Detector
Loop Filter (Lf)
Sinking Area
A Comparative Study of 8-Phase Feedforward-Coupling Ring VCOs
Journal article
Iat-Fai Sun, Jun Yin, Pui-In Mak, Rui P. Martins. A Comparative Study of 8-Phase Feedforward-Coupling Ring VCOs[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018.
Authors:
Iat-Fai Sun
;
Jun Yin
;
Pui-In Mak
;
Rui P. Martins
Favorite
|
TC[WOS]:
12
TC[Scopus]:
18
IF:
4.0
/
3.7
|
Submit date:2019/03/12
8-phase Ring Voltage-controlled Oscillators (Rvco)
Cmos
Feedforward Coupling (Fc)
Phase Noise
Bimodal Oscillation
Clock Generation
Lo Generation