×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
THE STATE KEY LA... [2]
INSTITUTE OF MIC... [2]
Faculty of Scien... [2]
Authors
HUANG MO [2]
Document Type
Journal article [2]
Conference paper [1]
Date Issued
2024 [2]
2017 [1]
Language
英語English [3]
Source Publication
IEEE Transaction... [2]
Indexed By
SCIE [2]
CPCI [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-3 of 3
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
A 521pW, 0.016%/V Line Sensitivity Self-Biased CMOS Voltage Reference With DIBL Effect Compensation Using Adaptive VGS Control
Journal article
Yu, Kai, Yang, Shangru, Li, Sizhen, Huang, Mo. A 521pW, 0.016%/V Line Sensitivity Self-Biased CMOS Voltage Reference With DIBL Effect Compensation Using Adaptive VGS Control[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024, 71(4), 1754-1758.
Authors:
Yu, Kai
;
Yang, Shangru
;
Li, Sizhen
;
Huang, Mo
Favorite
|
TC[WOS]:
1
TC[Scopus]:
1
IF:
4.0
/
3.7
|
Submit date:2024/05/02
Cmos Voltage Reference
Dibl Effect Compensation
Line Sensitivity
Power Supply Rejection Ratio
Self-biased
Ultra-low Power
A 0.011%/V LS and −76-dB PSRR Self-Biased CMOS Voltage Reference With Quasi Self-Cascode Current Mirror
Journal article
Yu, Kai, Chen, Jiyang, Li, Sizhen, Huang, Mo. A 0.011%/V LS and −76-dB PSRR Self-Biased CMOS Voltage Reference With Quasi Self-Cascode Current Mirror[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024, 71(3), 1052-1056.
Authors:
Yu, Kai
;
Chen, Jiyang
;
Li, Sizhen
;
Huang, Mo
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.0
/
3.7
|
Submit date:2024/02/22
Cmos Voltage Reference
Line Sensitivity
Power Supply Rejection Ratio
Quasi Self-cascode Current Mirror
Self-biased
A Calibration Scheme for Stability of Self-biased Ring Amplifier
Conference paper
Yan, Rongshen, Chan, Chi-Hang, Sin, Sai-Weng, Seng-Pan, U., Martins, R. P., Wang, ZH, Xie, WH. A Calibration Scheme for Stability of Self-biased Ring Amplifier[C], 703 KILMAR CRES, OTTAWA, ONTARIO K2T 0B1, CANADA:CLAUSIUS SCIENTIFIC PR INC, 2017, 226-235.
Authors:
Yan, Rongshen
;
Chan, Chi-Hang
;
Sin, Sai-Weng
;
Seng-Pan, U.
;
Martins, R. P.
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2018/10/30
Calibration
Self-biased Ring Amplifier
PVT Variations
Oscillation Detection
Programmable Resistor