×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [3]
Faculty of Scien... [2]
INSTITUTE OF APP... [1]
Authors
RUI PAULO DA SIL... [2]
SIN SAI WENG [2]
LAM CHI SENG [2]
MAK PUI IN [1]
CHEN YONG [1]
Document Type
Journal article [3]
Conference paper [1]
Date Issued
2023 [1]
2021 [1]
2019 [1]
2018 [1]
Language
英語English [4]
Source Publication
IEEE Transaction... [2]
2021 IEEE Asian ... [1]
IEEE Journal of ... [1]
Indexed By
EI [2]
SCIE [2]
CPCI-S [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-4 of 4
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
A 95% Peak Efficiency Modified KY Converter With Improved Flying Capacitor Charging in DCM for IoT Applications
Journal article
Pan,Caolei, Zeng,Wen Liang, Lam,Chi Seng, Sin,Sai Weng, Zhan,Chenchang, Martins,Rui P.. A 95% Peak Efficiency Modified KY Converter With Improved Flying Capacitor Charging in DCM for IoT Applications[J]. IEEE Journal of Solid-State Circuits, 2023, 58(11), 3219-3230.
Authors:
Pan,Caolei
;
Zeng,Wen Liang
;
Lam,Chi Seng
;
Sin,Sai Weng
;
Zhan,Chenchang
; et al.
Favorite
|
TC[WOS]:
3
TC[Scopus]:
3
IF:
4.6
/
5.6
|
Submit date:2023/08/03
Adaptive Sizing
Clocked-feedback Resistor Network (Cfrn)
Discontinuous Conduction Mode (Dcm)
Double Clock Timing (Dct) Control
Modified Ky (m-Ky) Converter
Wide Load Range
A 95% Peak Efficiency Modified KY (Boost) Converter for IoT with Continuous Flying Capacitor Charging in DCM
Conference paper
Zeng, W. L., Pan, C., Lam, C. S., Sin, S. W., Zhan, C., Martins, R. P.. A 95% Peak Efficiency Modified KY (Boost) Converter for IoT with Continuous Flying Capacitor Charging in DCM[C], USA:IEEE, 2021, 1-3.
Authors:
Zeng, W. L.
;
Pan, C.
;
Lam, C. S.
;
Sin, S. W.
;
Zhan, C.
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
1
|
Submit date:2022/01/25
Dc-dc Converters
Double-clock-time (Dct) Control
Power Switch Adaptive Sizing Technique
Clocked-feedback Resistor Network
A 0.044-mm2 0.5-To-7-GHz Resistor-Plus-Source-Follower-Feedback Noise-Cancelling LNA Achieving a Flat NF of 3.3±0.45 dB
Journal article
Haohong Yu, Yong Chen, Chirn Chye Boon, Chenyang Li, Pui-In Mak, Rui P. Martins. A 0.044-mm2 0.5-To-7-GHz Resistor-Plus-Source-Follower-Feedback Noise-Cancelling LNA Achieving a Flat NF of 3.3±0.45 dB[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66(1), 71-75.
Authors:
Haohong Yu
;
Yong Chen
;
Chirn Chye Boon
;
Chenyang Li
;
Pui-In Mak
; et al.
Favorite
|
TC[WOS]:
60
TC[Scopus]:
73
IF:
4.0
/
3.7
|
Submit date:2019/02/11
Cmos
Low-noise Amplifier (Lna)
Noise Cancelling
Noise Figure (Nf)
Resistor Feedback
Source Follower Feedback (Sff)
Wideband Input Impedance Matching
A 0.044-mm2 0.5-to-7-GHz Resistor-Plus-Source-Follower-Feedback Noise-Cancelling LNA Achieving a Flat NF of 3.3 ± 0.45 dB
Journal article
Yu, H., Chen, Y., Boon, C., Li, C., Mak, P. I., Martins, R. P.. A 0.044-mm2 0.5-to-7-GHz Resistor-Plus-Source-Follower-Feedback Noise-Cancelling LNA Achieving a Flat NF of 3.3 ± 0.45 dB[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 1-5.
Authors:
Yu, H.
;
Chen, Y.
;
Boon, C.
;
Li, C.
;
Mak, P. I.
; et al.
Favorite
|
|
Submit date:2022/01/24
Noise cancelling
low-noise amplifier (LNA)
source follower feedback (SFF)
resistor feedback
CMOS
noise figure (NF)
wideband input impedance matching.