×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
Faculty of Scien... [6]
INSTITUTE OF MIC... [2]
THE STATE KEY LA... [1]
Authors
RUI PAULO DA SIL... [2]
MAK PUI IN [2]
VAI MANG I [2]
ZHOU YICONG [1]
LAW MAN KAY [1]
UN KA FAI [1]
More...
Document Type
Journal article [4]
Conference paper [3]
Date Issued
2024 [1]
2023 [1]
2022 [1]
2021 [1]
2010 [1]
2009 [2]
More...
Language
英語English [6]
Source Publication
IFMBE Proceeding... [2]
IEEE Transaction... [1]
IEEE Transaction... [1]
PeerJ Computer S... [1]
Proceedings of I... [1]
Science China Te... [1]
More...
Indexed By
SCIE [4]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-7 of 7
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
An FPGA-Based Transformer Accelerator With Parallel Unstructured Sparsity Handling for Question-Answering Applications
Journal article
Cao, Rujian, Zhao, Zhongyu, Un, Ka Fai, Yu, Wei Han, Martins, Rui P., Mak, Pui In. An FPGA-Based Transformer Accelerator With Parallel Unstructured Sparsity Handling for Question-Answering Applications[J]. IEEE Transactions on Circuits and Systems II-Express Briefs, 2024, 71(11), 4688-4692.
Authors:
Cao, Rujian
;
Zhao, Zhongyu
;
Un, Ka Fai
;
Yu, Wei Han
;
Martins, Rui P.
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.0
/
3.7
|
Submit date:2024/10/10
Sparse Matrices
Computational Modeling
Transformers
Hardware
Energy Efficiency
Circuits
Throughput
Dataflow
Digital Accelerator
Energy-efficient
Field-programmable Gate Array (Fpga)
Sparsity
Transformer
Transfer-Path-Based Hardware-Reuse Strong PUF Achieving Modeling Attack Resilience With >200 Million Training CRPs
Journal article
Xu, Chongyao, Zhang, Jieyun, Law, Man-Kay, Zhao, Xiaojin, Mak, Pui-In, Martins, Rui P.. Transfer-Path-Based Hardware-Reuse Strong PUF Achieving Modeling Attack Resilience With >200 Million Training CRPs[J]. IEEE Transactions on Information Forensics and Security, 2023, 18, 2188 - 2203.
Authors:
Xu, Chongyao
;
Zhang, Jieyun
;
Law, Man-Kay
;
Zhao, Xiaojin
;
Mak, Pui-In
; et al.
Favorite
|
TC[WOS]:
4
TC[Scopus]:
6
IF:
6.3
/
7.3
|
Submit date:2023/03/29
Field-programmable Gate Array (Fpga)
Hardware Reuse
Machine Learning (Ml) Attack
Multiplier
Physical Unclonable Function (Puf)
Response Stream (Rs)
Transfer Path (Tp)
A high-performance, hardware-based deep learning system for disease diagnosis
Journal article
Siddique, Ali, Iqbal, Muhammad Azhar, Aleem, Muhammad, Lin, Jerry Chun Wei. A high-performance, hardware-based deep learning system for disease diagnosis[J]. PeerJ Computer Science, 2022, 8, 17.
Authors:
Siddique, Ali
;
Iqbal, Muhammad Azhar
;
Aleem, Muhammad
;
Lin, Jerry Chun Wei
Favorite
|
TC[Scopus]:
2
IF:
3.5
/
3.4
|
Submit date:2023/01/30
Activation Function
Cancer Diagnosis
Deep Learning
Field Programmable Gate Array
Hardware Friendly
Neural Networks
Swish
Modular chaotification model with FPGA implementation
Journal article
Hua, Zhongyun, Zhou, Binghang, Zhang, Yinxing, Zhou, Yicong. Modular chaotification model with FPGA implementation[J]. Science China Technological Sciences, 2021, 64(7), 1472-1484.
Authors:
Hua, Zhongyun
;
Zhou, Binghang
;
Zhang, Yinxing
;
Zhou, Yicong
Favorite
|
TC[WOS]:
10
TC[Scopus]:
9
IF:
4.4
/
4.3
|
Submit date:2021/12/08
Chaotic System
Field-programmable Gate Array (Fpga)
Hardware Implementation
Nonlinear System
Pseudorandom Number Generator (Prng)
FreePipe: a Programmable Parallel Rendering Architecture for Efficient Multi-Fragment Effects
Conference paper
Liu, Fang, Huang, Meng-Cheng, Liu, Xue-Hui, Wu, En-Hua. FreePipe: a Programmable Parallel Rendering Architecture for Efficient Multi-Fragment Effects[C]. Association for Computing Machinery, 2010, 75-82.
Authors:
Liu, Fang
;
Huang, Meng-Cheng
;
Liu, Xue-Hui
;
Wu, En-Hua
Favorite
|
TC[Scopus]:
62
|
Submit date:2018/11/06
Depth Peeling
Compute Unified Device Architecture (Cuda)
Graphics Hardware
Programmable Graphics Pipeline
Rasterizer
Multi-fragment Effects
Order-independent Transparency
Atomic Operation
Portable Intelligent Bioelectric Signals Acquisition System with an Adaptive Frontend Implemented Using FPGA and FPAA
Conference paper
Pedro Antonio Mou, Chang Hao Chen, Sio Hang Pun, Peng Un Mak, Mang I Vai. Portable Intelligent Bioelectric Signals Acquisition System with an Adaptive Frontend Implemented Using FPGA and FPAA[C]:Springer, Berlin, Heidelberg, 2009, 348-351.
Authors:
Pedro Antonio Mou
;
Chang Hao Chen
;
Sio Hang Pun
;
Peng Un Mak
;
Mang I Vai
Favorite
|
TC[WOS]:
4
TC[Scopus]:
7
|
Submit date:2019/02/14
Adaptive Frontend
Bioelectric Signal Acquisition
Portable Telemedicine
Programmable Hardware
Portable intelligent bioelectric signals acquisition system with an adaptive frontend implemented using FPGA and FPAA
Conference paper
Mou,Pedro Antonio, Chen,Chang Hao, Pun,Sio Hang, Mak,Peng Un, Vai,Mang I.. Portable intelligent bioelectric signals acquisition system with an adaptive frontend implemented using FPGA and FPAA[C], 2009, 348-351.
Authors:
Mou,Pedro Antonio
;
Chen,Chang Hao
;
Pun,Sio Hang
;
Mak,Peng Un
;
Vai,Mang I.
Favorite
|
TC[WOS]:
4
TC[Scopus]:
7
|
Submit date:2021/03/11
Adaptive Frontend
Bioelectric Signal Acquisition
Portable Telemedicine
Programmable Hardware