UM

Browse/Search Results:  1-4 of 4 Help

Selected(0)Clear Items/Page:    Sort:
A 0.02 mm2 59.2 dB SFDR 4th-Order SC LPF with 0.5-to-10 MHz Bandwidth Scalability Exploiting a Recycling SC-Buffer Biquad Journal article
Yaohua Zhao, Pui-In Mak, Rui P. Martins, Franco Maloberti. A 0.02 mm2 59.2 dB SFDR 4th-Order SC LPF with 0.5-to-10 MHz Bandwidth Scalability Exploiting a Recycling SC-Buffer Biquad[J]. IEEE Journal of Solid-State Circuits, 2015, 50(9), 1988-2001.
Authors:  Yaohua Zhao;  Pui-In Mak;  Rui P. Martins;  Franco Maloberti
Favorite | TC[WOS]:5 TC[Scopus]:6 | Submit date:2019/02/11
1 Db Compression Point ({p1Db)  Butterworth  Channel Selection  Clock Generator  Clock-rate-defined Bandwidth (Bw)  Cmos  Die Area  Figure-of-merit (Fom)  Long-term Evolution (Lte)  Low-pass Filter (Lpf)  Operational Transconductance Amplifier (Ota)  Recycling  Switched Capacitor (Sc)  Wireless Radios  
Enhancing the performances of recycling folded cascode OpAmp in nanoscale CMOS through voltage supply doubling and design for reliability Journal article
Pui‐In Mak, Miao Liu, Yaohua Zhao, Rui P. Martins. Enhancing the performances of recycling folded cascode OpAmp in nanoscale CMOS through voltage supply doubling and design for reliability[J]. International Journal of Circuit Theory and Applications, 2014, 42(6), 605-619.
Authors:  Pui‐In Mak;  Miao Liu;  Yaohua Zhao;  Rui P. Martins
Favorite | TC[WOS]:4 TC[Scopus]:6  IF:1.8/1.7 | Submit date:2019/02/11
Operational Amplifier  Voltage Supply  Analog Circuits  Nanoscale Cmos  
A 0.127-mm2, 5.6-mW, 5th-order SC LPF with +23.5-dBm IIP3 and 1.5-to-15-MHz clock-defined bandwidth in 65-nm CMOS Conference paper
Yaohua Zhao, Pui-In Mak, Man-Kay Law, Rui P. Martins. A 0.127-mm2, 5.6-mW, 5th-order SC LPF with +23.5-dBm IIP3 and 1.5-to-15-MHz clock-defined bandwidth in 65-nm CMOS[C], 2013, 361-364.
Authors:  Yaohua Zhao;  Pui-In Mak;  Man-Kay Law;  Rui P. Martins
Favorite | TC[WOS]:7 TC[Scopus]:6 | Submit date:2019/02/11
Bandwidth  Cmos  Linearity  Lowpass Filter (Lpf)  Operational Transconductance Amplifier (Ota)  Software-defined Radio  Switched Capacitor (Sc)  
Double recycling technique for folded-cascode OTA Journal article
Zushu Yan, Pui-In Mak, R. P. Martins. Double recycling technique for folded-cascode OTA[J]. Analog Integrated Circuits and Signal Processing, 2012, 71(1), 137-141.
Authors:  Zushu Yan;  Pui-In Mak;  R. P. Martins
Favorite | TC[WOS]:47 TC[Scopus]:63  IF:1.2/1.0 | Submit date:2018/10/30
Operational Transconductance Amplifier (Ota)  Current Recycling  Folded-cascode  Cmos