×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [5]
Faculty of Scien... [3]
THE STATE KEY LA... [1]
Authors
WONG MAN CHUNG [2]
LAM CHI SENG [2]
LU YAN [2]
RUI PAULO DA SIL... [1]
CHEN YONG [1]
Document Type
Journal article [4]
Book chapter [1]
Conference paper [1]
Date Issued
2024 [2]
2019 [1]
2018 [1]
2017 [2]
Language
英語English [6]
Source Publication
IEEE Transaction... [2]
Adaptive Hybrid ... [1]
Conference Proce... [1]
ELECTRONICS LETT... [1]
IEEE Journal of ... [1]
Indexed By
SCIE [4]
BKCI-S [1]
CPCI-S [1]
EI [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-6 of 6
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Journal Impact Factor Ascending
Journal Impact Factor Descending
Issue Date Ascending
Issue Date Descending
Submit date Ascending
Submit date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A Single-Stage Bipolar-Output Regulating Rectifier With Negligible Cross-Regulation for Wireless Display
Journal article
Huang, Chenyu, Zhan, Chenchang, Bai, Xianglong, Lu, Yan. A Single-Stage Bipolar-Output Regulating Rectifier With Negligible Cross-Regulation for Wireless Display[J]. IEEE Journal of Solid-State Circuits, 2024, 1-12.
Authors:
Huang, Chenyu
;
Zhan, Chenchang
;
Bai, Xianglong
;
Lu, Yan
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.6
/
5.6
|
Submit date:2024/07/17
Active Rectifier
Bipolar Output
Dual Output
Positive And Negative Voltages
Pulse Width Modulation
Receiver (Rx)
Rectifiers
Regulation
Series Resonant
Single-stage Regulating Rectifier
Transient Analysis
Transistors
Voltage Control
Wireless Communication
Wireless Power Transfer (Wpt)
A Quad-Slope 70V GaN Gate Driver with Integrated Three-Mode Level Shifter for Enhanced Negative Voltage Tolerance, dV/dt Detection and Double-Edge Self-Triggered Delay Compensation
Conference paper
Liu, Tianqi, Gao, Qiang, Martins, Rui P., Lu, Yan. A Quad-Slope 70V GaN Gate Driver with Integrated Three-Mode Level Shifter for Enhanced Negative Voltage Tolerance, dV/dt Detection and Double-Edge Self-Triggered Delay Compensation[C]:Institute of Electrical and Electronics Engineers Inc., 2024, 1141-1145.
Authors:
Liu, Tianqi
;
Gao, Qiang
;
Martins, Rui P.
;
Lu, Yan
Favorite
|
TC[WOS]:
0
TC[Scopus]:
1
|
Submit date:2024/06/05
Delay Compensation
Dv/dt Detection
Gan
Gate Driver
Negative Voltage
Selective compensation of distortion, unbalanced and reactive power of a thyristor controlled LC-coupling hybrid active power filter (TCLC-HAPF)
Book chapter
出自: Adaptive Hybrid Active Power Filters:SPRINGER INTERNATIONAL PUBLISHING AG, 2019, 页码:181-203
Authors:
Lei Wang
;
Man-Chung Wong
;
Chi-Seng Lam
Favorite
|
TC[WOS]:
3
TC[Scopus]:
2
|
Submit date:2018/12/23
Active Power
Negative-sequence
Positive-sequence
Reactive Power
Selective Compensation
Thyristor Controlled Lc-coupling Hybrid Active Power Filter (Tclc-hapf)
Unbalance Power
Voltage Dip
Voltage Fault
0.058 mm(2) 13 Gbit/s inductorless analogue equaliser with low-frequency equalisation compensating 15 dB channel loss
Journal article
Balachandran, Arya, Chen, Yong, Choi, Pilsoon, Boon, Chirn Chye. 0.058 mm(2) 13 Gbit/s inductorless analogue equaliser with low-frequency equalisation compensating 15 dB channel loss[J]. ELECTRONICS LETTERS, 2018, 54(2).
Authors:
Balachandran, Arya
;
Chen, Yong
;
Choi, Pilsoon
;
Boon, Chirn Chye
Favorite
|
TC[WOS]:
7
TC[Scopus]:
10
IF:
0.7
/
0.9
|
Submit date:2018/10/30
Equalisers
Circuit Feedback
Analogue Circuits
Random Sequences
Binary Sequences
Cmos Analogue Integrated Circuits
Inductorless Analogue Equaliser
Low-frequency Equalisation Compensation
Lfeq
Low-frequency Channel Loss
Active Feedback Topology
Negative Capacitance Circuit
Data Jitter
Pseudorandom Binary Sequence
Cmos Technology
Loss 15 Db
Bit Rate 13 gBit
s
Size 65 Nm
Voltage 1
2 v
Selective compensation of distortion, unbalanced and reactive power of a thyristor controlled LC-coupling hybrid active power filter (TCLC-HAPF)
Journal article
Wang, L., Lam, C. S., Wong, M. C.. Selective compensation of distortion, unbalanced and reactive power of a thyristor controlled LC-coupling hybrid active power filter (TCLC-HAPF)[J]. IEEE Transactions on Power Electronics, 2017, 32(12), 9065-9077.
Authors:
Wang, L.
;
Lam, C. S.
;
Wong, M. C.
Favorite
|
TC[WOS]:
45
TC[Scopus]:
56
IF:
6.6
/
6.9
|
Submit date:2022/08/12
Negative-sequence Active Power
Positive-sequence
Reactive Power
Selective Compensation
Thyristor-controlled Lc-coupling Hybrid Active Power Filter (Tclc-hapf)
Unbalance Power
Voltage Dip
Voltage Fault
Selective Compensation of Distortion, Unbalanced and Reactive Power of a Thyristor-Controlled LC-Coupling Hybrid Active Power Filter (TCLC-HAPF)
Journal article
Lei Wang, Chi-Seng Lam, Man-Chung Wong. Selective Compensation of Distortion, Unbalanced and Reactive Power of a Thyristor-Controlled LC-Coupling Hybrid Active Power Filter (TCLC-HAPF)[J]. IEEE Transactions on Power Electronics, 2017, 32(12), 9065-9077.
Authors:
Lei Wang
;
Chi-Seng Lam
;
Man-Chung Wong
Favorite
|
TC[WOS]:
45
TC[Scopus]:
56
IF:
6.6
/
6.9
|
Submit date:2018/10/30
Negative-sequence Active Power
Positive-sequence
Reactive Power
Selective Compensation
Thyristor-controlled Lc-coupling Hybrid Active Power Filter (Tclc-hapf)
Unbalance Power
Voltage Dip
Voltage Fault