×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
Faculty of Scien... [2]
THE STATE KEY LA... [1]
INSTITUTE OF MIC... [1]
Authors
RUI PAULO DA SIL... [1]
VAI MANG I [1]
ZHU YAN [1]
CHAN CHI HANG [1]
ZHANG MINGLEI [1]
Document Type
Journal article [3]
Date Issued
2019 [1]
2015 [1]
2014 [1]
Language
英語English [3]
Source Publication
ACS APPLIED MATE... [1]
IEEE Journal of ... [1]
IEEE Transaction... [1]
Indexed By
SCIE [2]
CPCI-S [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-3 of 3
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Journal Impact Factor Ascending
Journal Impact Factor Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
Issue Date Ascending
Issue Date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
A 0.6-V 13-bit 20-MS/s Two-Step TDC-Assisted SAR ADC with PVT Tracking and Speed-Enhanced Techniques
Journal article
Zhang,Minglei, Chan,Chi Hang, Zhu,Yan, Martins,Rui P.. A 0.6-V 13-bit 20-MS/s Two-Step TDC-Assisted SAR ADC with PVT Tracking and Speed-Enhanced Techniques[J]. IEEE Journal of Solid-State Circuits, 2019, 54(12), 3396-3409.
Authors:
Zhang,Minglei
;
Chan,Chi Hang
;
Zhu,Yan
;
Martins,Rui P.
Favorite
|
TC[WOS]:
27
TC[Scopus]:
40
IF:
4.6
/
5.6
|
Submit date:2021/03/09
Analog-to-digital Converter (Adc)
Low Power Supply
Process
Voltage
And Temperature (Pvt) Robustness
Successive Approximation Register (Sar)
Threshold Crossing Detector
Time Residue Generator (Trg)
Time-domain Adc
Time-to-digital Converter (Tdc)
Two-step Tdc
Voltage-to-time Converter (Vtc)
Energy Optimized Sub-threshold VLSI Logic Family with Unbalanced Pull-up/down Network and Inverse-Narrow-Width Techniques
Journal article
Li, M., Ieong, C. I., Law, M. K., Mak, P. I., Vai, M. I., Pun, S. H., Martins, R. P.. Energy Optimized Sub-threshold VLSI Logic Family with Unbalanced Pull-up/down Network and Inverse-Narrow-Width Techniques[J]. IEEE Transactions on Very large scale integration systems, 2015, 3119-3123.
Authors:
Li, M.
;
Ieong, C. I.
;
Law, M. K.
;
Mak, P. I.
;
Vai, M. I.
; et al.
Favorite
|
IF:
2.8
/
2.8
|
Submit date:2022/01/24
CMOS
Electrocardiography (ECG)
device sizing
finite impulse response (FIR) filter
inverse-narrow-width (INW)
logical effort
process-voltage-temperature (PVT) variations
sub-threshold standard logic library
ultra-low-energy
ultra-low-voltage
Low-temperature sputtered nickel oxide compact thin film as effective electron blocking layer for mesoscopic NiO/CH3NH3PbI 3 perovskite heterojunction solar cells
Journal article
Wang K.-C., Shen P.-S., Li M.-H., Chen S., Lin M.-W., Chen P., Guo T.-F.. Low-temperature sputtered nickel oxide compact thin film as effective electron blocking layer for mesoscopic NiO/CH3NH3PbI 3 perovskite heterojunction solar cells[J]. ACS APPLIED MATERIALS & INTERFACES, 2014, 6(15), 11851-11858.
Authors:
Wang K.-C.
;
Shen P.-S.
;
Li M.-H.
;
Chen S.
;
Lin M.-W.
; et al.
Favorite
|
TC[WOS]:
321
TC[Scopus]:
338
IF:
8.3
/
8.7
|
Submit date:2019/04/08
Low Temperature Process
Mesoscopic Heterojunction
Niox Thin Film
Pervoskite Solar Cell
Sputtering