UM

Browse/Search Results:  1-1 of 1 Help

Selected(0)Clear Items/Page:    Sort:
An efficient DAC and interstage gain error calibration technique for multi-bit pipelined ADCs Conference paper
Li D., Sin S.-W., Seng-Pan U., Martins R.P.. An efficient DAC and interstage gain error calibration technique for multi-bit pipelined ADCs[C], 2010, 208-211.
Authors:  Li D.;  Sin S.-W.;  Seng-Pan U.;  Martins R.P.
Favorite | TC[WOS]:2 TC[Scopus]:3 | Submit date:2019/02/11
Capacitor Mismatch  Digital Calibration  Interstage Gain Error  Pipelined Adcs