English | 繁體

Search in the results

UM

Browse/Search Results:  1-4 of 4 Help

Selected(0)Clear Items/Page:    Sort:
An FPGA-Based Transformer Accelerator With Parallel Unstructured Sparsity Handling for Question-Answering Applications Journal article
Cao, Rujian, Zhao, Zhongyu, Un, Ka Fai, Yu, Wei Han, Martins, Rui P., Mak, Pui In. An FPGA-Based Transformer Accelerator With Parallel Unstructured Sparsity Handling for Question-Answering Applications[J]. IEEE Transactions on Circuits and Systems II-Express Briefs, 2024, 71(11), 4688-4692.
Authors:  Cao, Rujian;  Zhao, Zhongyu;  Un, Ka Fai;  Yu, Wei Han;  Martins, Rui P.; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:4.0/3.7 | Submit date：2024/10/10
Sparse Matrices  Computational Modeling  Transformers  Hardware  Energy Efficiency  Circuits  Throughput  Dataflow  Digital Accelerator  Energy-efficient  Field-programmable Gate Array (Fpga)  Sparsity  Transformer  
An Energy-Efficient SIFT Based Feature Extraction Accelerator for High Frame-Rate Video Applications Journal article
Liu, Bingqiang, Yin, Zehua, Zhang, Xvpeng, Zhan, Yi, Hu, Xiaofeng, Yu, Guoyi, Zheng, Yuanjin, Wang, Chao, Zou, Xuecheng. An Energy-Efficient SIFT Based Feature Extraction Accelerator for High Frame-Rate Video Applications[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69(12), 4930-4943.
Authors:  Liu, Bingqiang;  Yin, Zehua;  Zhang, Xvpeng;  Zhan, Yi;  Hu, Xiaofeng; et al.
Favorite | TC[WOS]:7 TC[Scopus]:9  IF:5.2/4.5 | Submit date：2023/02/27
Feature Extraction  Scale-invariant Feature Transform (Sift)  High Frame Rate  Hardware Accelerator  
Automatic generation of multi-precision multi-arithmetic CNN accelerators for FPGAs Conference paper
Zhao,Yiren, Gao,Xitong, Guo,Xuan, Liu,Junyi, Wang,Erwei, Mullins,Robert, Cheung,Peter Y.K., Constantinides,George, Xu,Cheng Zhong. Automatic generation of multi-precision multi-arithmetic CNN accelerators for FPGAs[C], IEEE COMPUTER SOC, 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1264 USA:IEEE, 2019, 45-53.
Authors:  Zhao,Yiren;  Gao,Xitong;  Guo,Xuan;  Liu,Junyi;  Wang,Erwei; et al.
Favorite | TC[WOS]:25 TC[Scopus]:31 | Submit date：2021/03/09
Auto-generation  Cnn Hardware Accelerator  
Hardware-accelerated implementation of EMD Conference paper
Wang L., Vai M.I., Mak P.U., Ieong C.I.. Hardware-accelerated implementation of EMD[C], 2010, 912-915.
Authors:  Wang L.;  Vai M.I.;  Mak P.U.;  Ieong C.I.
Favorite | TC[WOS]:13 TC[Scopus]:28 | Submit date：2019/02/14
Emd  Fpga  Hardware Accelerator  Hht  Imf  Nios Ii