×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
THE STATE KEY LA... [5]
Faculty of Scien... [5]
INSTITUTE OF MIC... [3]
THE STATE KEY LA... [1]
Authors
RUI PAULO DA SIL... [3]
UN KA FAI [2]
LAM CHI SENG [2]
MAK PUI IN [1]
SIN SAI WENG [1]
VAI MANG I [1]
More...
Document Type
Journal article [5]
Date Issued
2024 [1]
2023 [2]
2022 [2]
Language
英語English [4]
Source Publication
IEEE Transaction... [3]
Agricultural Res... [1]
Microprocessors ... [1]
Indexed By
SCIE [4]
EI [2]
ESCI [1]
Funding Organization
Funding Project
Ultra Low Power ... [1]
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-5 of 5
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
N-AquaRAM: A Cost-Efficient Deep Learning Accelerator for Real-Time Aquaponic Monitoring
Journal article
Siddique, Ali, Iqbal, Muhammad Azhar, Sun, Jingqi, Zhang, Xu, Vai, Mang I., Siddique, Sunbal. N-AquaRAM: A Cost-Efficient Deep Learning Accelerator for Real-Time Aquaponic Monitoring[J]. Agricultural Research, 2024.
Authors:
Siddique, Ali
;
Iqbal, Muhammad Azhar
;
Sun, Jingqi
;
Zhang, Xu
;
Vai, Mang I.
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
1.4
/
1.5
|
Submit date:2024/10/10
Aquaculture
Deep Learning Accelerator
Field Programmable Gate Arrays (Fpgas)
Fish Size Estimation
Giga OPerations Per Second (Gops)
Smart Aquaponics
A 218 GOPS neural network accelerator based on a novel cost-efficient surrogate gradient scheme for pattern classification
Journal article
Siddique, Ali, Iqbal, Muhammad Azhar, Aleem, Muhammad, Islam, Muhammad Arshad. A 218 GOPS neural network accelerator based on a novel cost-efficient surrogate gradient scheme for pattern classification[J]. Microprocessors and Microsystems, 2023, 99, 104831.
Authors:
Siddique, Ali
;
Iqbal, Muhammad Azhar
;
Aleem, Muhammad
;
Islam, Muhammad Arshad
Favorite
|
TC[WOS]:
2
TC[Scopus]:
3
IF:
1.9
/
2.0
|
Submit date:2023/07/20
Activation Function
Artificial Neural Networks (Anns)
Deep Learning (Dl)
Dying Relu
Field Programmable Gate Arrays (Fpgas)
Giga OPerations Per Second (Gops)
Surrogate Gradient
An FPGA-Based Transformer Accelerator Using Output Block Stationary Dataflow for Object Recognition Applications
Journal article
Zhao, Zhongyu, Cao, Rujian, Un, Ka Fai, Yu, Wei Han, Mak, Pui In, Martins, Rui P.. An FPGA-Based Transformer Accelerator Using Output Block Stationary Dataflow for Object Recognition Applications[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2023, 70(1), 281-285.
Authors:
Zhao, Zhongyu
;
Cao, Rujian
;
Un, Ka Fai
;
Yu, Wei Han
;
Mak, Pui In
; et al.
Favorite
|
TC[WOS]:
8
TC[Scopus]:
12
IF:
4.0
/
3.7
|
Submit date:2022/08/08
Transformers
Energy Efficiency
Broadcasting
Convolutional Neural Networks
Integrated Circuit Modeling
Field Programmable Gate Arrays
Random Access Memory
Dataflow
Digital Accelerator
Energy-efficient
Field-programmable Gate Array (Fpga)
Energy Efficiency
Image Recognition
Transformer
An FPGA-Based Self-Reconfigurable Arc Fault Detection System for Smart Meters
Journal article
Ya-Jie Wu, Wai-Hei Choi, Chi-Seng Lam, Man-Chung Wong, Sai-Weng Sin, Rui Paulo Martins. An FPGA-Based Self-Reconfigurable Arc Fault Detection System for Smart Meters[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69(10), 4133-4137.
Authors:
Ya-Jie Wu
;
Wai-Hei Choi
;
Chi-Seng Lam
;
Man-Chung Wong
;
Sai-Weng Sin
; et al.
Favorite
|
TC[WOS]:
1
TC[Scopus]:
2
IF:
4.0
/
3.7
|
Submit date:2022/08/05
Arc Fault
Band-pass Filters
Electrical Fault Detection
Fault Detection
Field Programmable Analog Arrays
Field Programmable Gate Arrays
Loading
Mixed Signal Processing
Sensors
Smart Meters
An FPGA-Based Energy-Efficient Reconfigurable Depthwise Separable Convolution Accelerator for Image Recognition
Journal article
Lei Xuan, Ka-Fai Un, Chi-Seng Lam, Rui P. Martins. An FPGA-Based Energy-Efficient Reconfigurable Depthwise Separable Convolution Accelerator for Image Recognition[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69(10), 4003-4007.
Authors:
Lei Xuan
;
Ka-Fai Un
;
Chi-Seng Lam
;
Rui P. Martins
Favorite
|
TC[WOS]:
26
TC[Scopus]:
26
IF:
4.0
/
3.7
|
Submit date:2022/06/14
Frequency Modulation
Field Programmable Gate Arrays
Energy Efficiency
Memory Management
Random Access Memory
Arrays
Computational Cost
Convolutional Neural Network (Cnn)
Field-programmable Gate Array (Fpga)
Mobilenetv2
Neural Network
Quantization