×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [5]
Faculty of Scien... [5]
THE STATE KEY LA... [3]
Authors
RUI PAULO DA SIL... [3]
MAK PUI IN [3]
LAW MAN KAY [2]
U SENG PAN [1]
SIN SAI WENG [1]
ZHU YAN [1]
More...
Document Type
Journal article [4]
Conference paper [1]
Date Issued
2022 [1]
2019 [1]
2015 [2]
2009 [1]
Language
英語English [5]
Source Publication
IEEE Transaction... [2]
Electronics Lett... [1]
IEEE TRANSACTION... [1]
Proceedings of T... [1]
Indexed By
SCIE [3]
CPCI-S [2]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-5 of 5
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
A 6-to-7.5-GHz 54-fsrmsJitter Type-II Reference-Sampling PLL Featuring a Gain-Boosting Phase Detector for In-Band Phase-Noise Reduction
Journal article
Xu, Tailong, Zhong, Shenke, Yin, Jun, Mak, Pui In, Martins, Rui P.. A 6-to-7.5-GHz 54-fsrmsJitter Type-II Reference-Sampling PLL Featuring a Gain-Boosting Phase Detector for In-Band Phase-Noise Reduction[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69(12), 4774-4786.
Authors:
Xu, Tailong
;
Zhong, Shenke
;
Yin, Jun
;
Mak, Pui In
;
Martins, Rui P.
Favorite
|
TC[WOS]:
6
TC[Scopus]:
8
IF:
5.2
/
4.5
|
Submit date:2023/01/30
Gain-boosting
Low Jitter
Low Phase Noise
Phase-locked Loop (Pll)
Reference Spur
Reference-sampling Phase Detector (Rspd)
Sampling Phase Detector (Spd)
Sub-sampling Phase Detector (Sspd)
Switched-capacitor Voltage Multiplier
Fully Integrated High Voltage Pulse Driver Using Switched-Capacitor Voltage Multiplier and Synchronous Charge Compensation in 65-nm CMOS
Journal article
Wu,Jiangchao, Lei,Ka Chon, Leong,Hou Man, Jiang,Yang, Law,Man Kay, Mak,Pui In, Martins,Rui P.. Fully Integrated High Voltage Pulse Driver Using Switched-Capacitor Voltage Multiplier and Synchronous Charge Compensation in 65-nm CMOS[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66(10), 1768-1772.
Authors:
Wu,Jiangchao
;
Lei,Ka Chon
;
Leong,Hou Man
;
Jiang,Yang
;
Law,Man Kay
; et al.
Favorite
|
TC[WOS]:
9
TC[Scopus]:
9
IF:
4.0
/
3.7
|
Submit date:2021/03/09
Charge Compensation
Driver
Fully Integrated
High-voltage
Square Wave
Switched-capacitor
Voltage Multiplier
0.0045-mm2 15.8-µW three-stage amplifier driving 10X-wide (0.15–1.5 nF) capacitive loads with >50° phase margin
Journal article
Yan, Z., Mak, P. I., Law, M. K., Martins, R. P.. 0.0045-mm2 15.8-µW three-stage amplifier driving 10X-wide (0.15–1.5 nF) capacitive loads with >50° phase margin[J]. Electronics Letters, 2015, 454-456.
Authors:
Yan, Z.
;
Mak, P. I.
;
Law, M. K.
;
Martins, R. P.
Favorite
|
TC[WOS]:
5
TC[Scopus]:
5
IF:
0.7
/
0.9
|
Submit date:2022/01/24
Three-stage Amplifier
Wide Capacitive Load
Embedded Capacitor-multiplier Compensation
Active Parallel Compensation
A 0.0045-mm2 32.4-μW Two-Stage Amplifier for pF-to-nF Load Using CM Frequency Compensation
Journal article
Zushu Yan, Wei Wang, Pui-In Mak, Man-Kay Law, Rui P. Martins. A 0.0045-mm2 32.4-μW Two-Stage Amplifier for pF-to-nF Load Using CM Frequency Compensation[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2015, 62(3), 246-250.
Authors:
Zushu Yan
;
Wei Wang
;
Pui-In Mak
;
Man-Kay Law
;
Rui P. Martins
Favorite
|
TC[WOS]:
20
TC[Scopus]:
22
IF:
4.0
/
3.7
|
Submit date:2019/02/11
Capacitive Load
Capacitor Multiplier
Cmos
Frequency Compensation
Stability
Two-stage Amplifier
On-chip small capacitor mismatches measurement technique using beta-multiplier-biased ring oscillator
Conference paper
Sin S.-W., Wei H.-G., Chio U.-F., Zhu Y., Seng-Pan U., Martins R.P., Maloberti F.. On-chip small capacitor mismatches measurement technique using beta-multiplier-biased ring oscillator[C], 2009, 49-52.
Authors:
Sin S.-W.
;
Wei H.-G.
;
Chio U.-F.
;
Zhu Y.
;
Seng-Pan U.
; et al.
Favorite
|
TC[WOS]:
6
TC[Scopus]:
7
|
Submit date:2019/02/11
Beta Multiplier And Constant Gm
Capacitor Mismatches Measurement
Ring Oscillator