English | 繁體

Search in the results

UM

Browse/Search Results:  1-10 of 650 Help

Selected(0)Clear Items/Page:    Sort:
A Series-LC-Assisted Oscillator Achieving -140.2dBc/Hz Phase Noise and 187.5dBc/Hz FoM at 10MHz Offset From 10.7GHz Journal article
Zhan, Xiangxun, Yin, Jun, Martins, Rui P., Mak, Pui In. A Series-LC-Assisted Oscillator Achieving -140.2dBc/Hz Phase Noise and 187.5dBc/Hz FoM at 10MHz Offset From 10.7GHz[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2025, 72(2), 389 - 393.
Authors:  Zhan, Xiangxun;  Yin, Jun;  Martins, Rui P.;  Mak, Pui In
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:4.0/3.7 | Submit date：2025/01/13
Phase Noise (Pn)  Figure Of Merit (Fom)  Series Lc  Oscillator  Frequency Tuning Range (Ftr)  
Analysis and Design of a Type-II Reference-Sampling PLL Using Gain-Boosting Phase Detector With Sampling Capacitor Reduction Journal article
Xu, Tailong, Li, Haoran, Meng, Xi, Zhan, Xiangxun, Peng, Yatao, Yin, Jun, Yang, Shiheng, Fan, Chao, Huang, Zhixiang, Martins, Rui P., Mak, Pui In. Analysis and Design of a Type-II Reference-Sampling PLL Using Gain-Boosting Phase Detector With Sampling Capacitor Reduction[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2025.
Authors:  Xu, Tailong;  Li, Haoran;  Meng, Xi;  Zhan, Xiangxun;  Peng, Yatao; et al.
Favorite | TC[Scopus]:0  IF:4.0/3.7 | Submit date：2025/01/22
Gain-boosting Phase Detector  Jitter  Phase Noise  Phase-locked Loop  Reference Spur  Reference-sampling  
Analyses Concerning the Phase Noise and Nonlinear Behavior of the Charge-Sharing Integrator-Based Hybrid PLL Journal article
Song, Jingrun, Yang, Xinyu, Liu, Jiaxu, Liu, Yueduo, Zhu, Zihao, Han, Zhengxuan, Zhang, Zehao, Liu, Jiaxin, Zhang, Hongshuai, Yin, Jun, Mak, Pui In, Yang, Shiheng. Analyses Concerning the Phase Noise and Nonlinear Behavior of the Charge-Sharing Integrator-Based Hybrid PLL[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2024.
Authors:  Song, Jingrun;  Yang, Xinyu;  Liu, Jiaxu;  Liu, Yueduo;  Zhu, Zihao; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:5.2/4.5 | Submit date：2024/12/26
Charge-sharing Integrator  Hybrid Pll (hPll)  Digital Pll (dPll)  Digitally Controlled Oscillator (Dco)  Jitter  Multi-rate  Nonlinearity  Phase Noise (Pn)  Prediction  Spur  Spectrum  
A 50-Gb/s 1.35-pJ/b PAM-4 VCSEL Transmitter With Three-Tap Asymmetric FFE and Current-Resue Technique in 40-nm CMOS Journal article
Yang, Jian, Peng, Yi, Yin, Jun, Mak, Pui In, Pan, Quan. A 50-Gb/s 1.35-pJ/b PAM-4 VCSEL Transmitter With Three-Tap Asymmetric FFE and Current-Resue Technique in 40-nm CMOS[J]. IEEE Transactions on Microwave Theory and Techniques, 2024.
Authors:  Yang, Jian;  Peng, Yi;  Yin, Jun;  Mak, Pui In;  Pan, Quan
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:4.1/4.2 | Submit date：2025/01/13
Asymmetric Equalization  Bandwidth Extension  Binary-to-thermal (B2t)  Cmos  Current Reuse  Driver  Feedforward Equalization (Ffe)  Four-level Pulse Amplitude Modulation (Pam-4)  Light-current–voltage (L-i–v)  Optical Transmitter (Tx)  Vertical-cavity Surface-emitting Laser (Vcsel)  
A ULP Long-Range Active-RF Tag With Automatically Calibrated Antenna–TRX Interface Journal article
Yang, Zhizhan, Yin, Jun, Yu, Wei Han, Zhang, Haochen, Martins, Rui P., Mak, Pui In. A ULP Long-Range Active-RF Tag With Automatically Calibrated Antenna–TRX Interface[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59(11), 3670-3682.
Authors:  Yang, Zhizhan;  Yin, Jun;  Yu, Wei Han;  Zhang, Haochen;  Martins, Rui P.; et al.
Favorite | TC[WOS]:1 TC[Scopus]:1  IF:4.6/5.6 | Submit date：2024/06/05
Antenna  Energy Efficiency  Event-driven  Internet Of Things (Iot)  Power Amplifier (Pa)  Rf Transceiver  Radio-frequency Identification (Rfid)  Ultra-low Power (Ulp)  Voltage-controlled Oscillator (Vco)  
A 5T-SRAM Based Computing-in-Memory Macro Featuring Partial Sum Boosting and Analog Non-Uniform Quantization Conference paper
Xin, Guoqiang, Tan, Fei, Li, Junde, Chen, Junren, Yu, Wei Han, Un, Ka Fai, Martins, Rui P., Mak, Pui In. A 5T-SRAM Based Computing-in-Memory Macro Featuring Partial Sum Boosting and Analog Non-Uniform Quantization[C]:Institute of Electrical and Electronics Engineers Inc., 2024, 882-887.
Authors:  Xin, Guoqiang;  Tan, Fei;  Li, Junde;  Chen, Junren;  Yu, Wei Han; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0 | Submit date：2024/10/10
5t-sram  Analog Non-uniform Quantization (Anuq)  Computing-in-memory (Clm)  Machine Learning (Ml)  Matrix-vector Multiplication (Mvm)  Partial Sum Boosting (Psb)  
A 28-nm 18.7 TOPS/mm 2 89.4-to-234.6 TOPS/W 8b Single-Finger eDRAM Compute-in-Memory Macro With Bit-Wise Sparsity Aware and Kernel-Wise Weight Update/Refresh Journal article
Zhan, Yi, Yu, Wei Han, Un, Ka Fai, Martins, Rui P., Mak, Pui In. A 28-nm 18.7 TOPS/mm 2 89.4-to-234.6 TOPS/W 8b Single-Finger eDRAM Compute-in-Memory Macro With Bit-Wise Sparsity Aware and Kernel-Wise Weight Update/Refresh[J]. IEEE Journal of Solid-State Circuits, 2024, 59(11), 3866-3876.
Authors:  Zhan, Yi;  Yu, Wei Han;  Un, Ka Fai;  Martins, Rui P.;  Mak, Pui In
Favorite | TC[WOS]:2 TC[Scopus]:2  IF:4.6/5.6 | Submit date：2024/05/16
Compute-in-memory (Cim)  Deep Neural Network (Dnn)  Embedded Dynamic Random Access Memory (Edram)  Input-sparsity  Single-finger (Sf)  Weight Update/refresh  
A 16-MHz Crystal Oscillator With 17.5-μs Start-Up Time Under 104-ppm-ΔF Injection Using Automatic Phase-Error Correction Journal article
Wang, Zixuan, Wang, Xin, Lei, Ka Meng, Zhang, Wenjing, Yin, Yunjin, Xu, Tailong, Cai, Zhikuang, Guo, Yufeng, Mak, Pui-In. A 16-MHz Crystal Oscillator With 17.5-μs Start-Up Time Under 104-ppm-ΔF Injection Using Automatic Phase-Error Correction[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59(11), 3780-3790.
Authors:  Wang, Zixuan;  Wang, Xin;  Lei, Ka Meng;  Zhang, Wenjing;  Yin, Yunjin; et al.
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:4.6/5.6 | Submit date：2024/05/16
Automatic Phase-error Correction (Apec)  Crystal Oscillator (Xo)  Fast Start-up  Injection-frequency-mismatch Tolerance  Single-ended Energy Injection  
A 5.99-GHz VCO with Wideband-Differential-Mode Second Harmonic Resonance Achieving - 138.9 dBc/Hz Phase Noise at an Offset of 10 MHz Journal article
Yang, Chaowei, Chen, Yong, Huang, Yunbo, Martins, Rui P., Mak, Pui In. A 5.99-GHz VCO with Wideband-Differential-Mode Second Harmonic Resonance Achieving - 138.9 dBc/Hz Phase Noise at an Offset of 10 MHz[J]. IEEE Microwave and Wireless Technology Letters, 2024, 34(11), 1267-1270.
Authors:  Yang, Chaowei;  Chen, Yong;  Huang, Yunbo;  Martins, Rui P.;  Mak, Pui In
Favorite | TC[WOS]:0 TC[Scopus]:1  IF:0/0 | Submit date：2024/11/05
1/f3 Pn Corner  Cmos  Figure-of-merit (Fom)  Impulse Sensitivity Function (Isf)  Phase Noise (Pn)  Voltage-controlled Oscillator (Vco)  Wideband-harmonic Shaping  
GSLP-CIM: A 28-nm Globally Systolic and Locally Parallel CNN/Transformer Accelerator With Scalable and Reconfigurable eDRAM Compute-in-Memory Macro for Flexible Dataflow Journal article
Zhan, Yi, Yu, Wei Han, Un, Ka Fai, Martins, Rui P., Mak, Pui In. GSLP-CIM: A 28-nm Globally Systolic and Locally Parallel CNN/Transformer Accelerator With Scalable and Reconfigurable eDRAM Compute-in-Memory Macro for Flexible Dataflow[J]. IEEE Transactions on Circuits and Systems I-Regular Papers, 2024.
Authors:  Zhan, Yi;  Yu, Wei Han;  Un, Ka Fai;  Martins, Rui P.;  Mak, Pui In
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:5.2/4.5 | Submit date：2024/12/05
Neural Network (Nn)  Transformer  Embedded Dynamic Random-access Memory (Edram)  Compute-in-memory (Cim)  Systolic  Flexible Dataflow