×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [4]
Faculty of Scien... [4]
THE STATE KEY LA... [3]
Authors
MAK PUI IN [4]
YIN JUN [4]
RUI PAULO DA SIL... [2]
Document Type
Conference paper [2]
Journal article [2]
Date Issued
2020 [1]
2019 [2]
2018 [1]
Language
英語English [4]
Source Publication
IEEE TRANSACTION... [1]
IEEE Transaction... [1]
SMACD 2018 - 15t... [1]
SMACD 2019 - 16t... [1]
Indexed By
CPCI-S [2]
SCIE [2]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-4 of 4
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Design of a 4.2-to-5.1 GHz Ultralow-Power Complementary Class-B/C Hybrid-Mode VCO in 65-nm CMOS Fully Supported by EDA Tools
Journal article
Martins,Ricardo, Lourenco,Nuno, Horta,Nuno, Zhong,Shenke, Yin,Jun, Mak,Pui In, Martins,Rui P.. Design of a 4.2-to-5.1 GHz Ultralow-Power Complementary Class-B/C Hybrid-Mode VCO in 65-nm CMOS Fully Supported by EDA Tools[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67(11), 3965-3977.
Authors: ; et al.
Favorite
|
TC[WOS]:
16
TC[Scopus]:
25
IF:
5.2
/
4.5
|
Submit date:2021/03/04
Automatic Layout Generation
Electronic Design Automation
Multi-objective Optimization
Nanometer Cmos
Ultralow-power
Voltage-controlled Oscillator
Using EDA Tools to Push the Performance Boundaries of an Ultralow-Power IoT-VCO at 65nm
Conference paper
Martins,Ricardo, Lourenço,Nuno, Horta,Nuno, Yin,Jun, Mak,Pui In, Martins,Rui P.. Using EDA Tools to Push the Performance Boundaries of an Ultralow-Power IoT-VCO at 65nm[C], IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA:IEEE, 2019, 37-40.
Authors:
Martins,Ricardo
;
Lourenço,Nuno
;
Horta,Nuno
;
Yin,Jun
;
Mak,Pui In
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
1
|
Submit date:2021/03/09
Many-objective sizing optimization of a class-C/D VCO for ultralow-power iot and ultralow-phase-noise cellular applications
Journal article
Ricardo Martins, Nuno Lourenço, Nuno Horta, Jun Yin, Pui-In Mak, Rui P. Martins. Many-objective sizing optimization of a class-C/D VCO for ultralow-power iot and ultralow-phase-noise cellular applications[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27(1), 69-82.
Authors:
Ricardo Martins
;
Nuno Lourenço
;
Nuno Horta
;
Jun Yin
;
Pui-In Mak
; et al.
Favorite
|
TC[WOS]:
21
TC[Scopus]:
31
IF:
2.8
/
2.8
|
Submit date:2019/02/11
Dual-mode Voltage-controlled Oscillator (Voc)
Electronic Design Automation (Eda)
Many-objective Optimization
Multitest Bench Sizing Optimization
Radio Frequency (Rf) Integrated Circuits (Ics)
Design and Optimization of a Class-C/D VCO for Ultra-Low-Power IoT and Cellular Applications
Conference paper
Ricardo Martins, Nuno Lourenco, Nuno Horta, Jun Yin, Pui-In Mak, Rui P. Martins. Design and Optimization of a Class-C/D VCO for Ultra-Low-Power IoT and Cellular Applications[C], 2018, 129-132.
Authors:
Ricardo Martins
;
Nuno Lourenco
;
Nuno Horta
;
Jun Yin
;
Pui-In Mak
; et al.
Favorite
|
TC[WOS]:
1
TC[Scopus]:
0
|
Submit date:2019/02/11