UM

Browse/Search Results:  1-1 of 1 Help

Selected(0)Clear Items/Page:    Sort:
16.4 A 5mW 7b 2.4GS/s 1-then-2b/cycle SAR ADC with background offset calibration Conference paper
Chan, C. H., Zhu, Y., Ho, I.M., Zhang, W.H., Martins, R. P.. 16.4 A 5mW 7b 2.4GS/s 1-then-2b/cycle SAR ADC with background offset calibration[C], 2017.
Authors:  Chan, C. H.;  Zhu, Y.;   Ho, I.M.;  Zhang, W.H.;  Martins, R. P.
Favorite |  | Submit date:2022/01/25
—Analog-to-digital converter (ADC)  successive approximation architecture  low power  switched-capacitor circuits.