×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [5]
Faculty of Scien... [5]
THE STATE KEY LA... [2]
Authors
RUI PAULO DA SIL... [3]
LU YAN [2]
HUANG MO [2]
MAK PUI IN [1]
U SENG PAN [1]
SIN SAI WENG [1]
More...
Document Type
Journal article [4]
Conference paper [2]
Date Issued
2022 [1]
2017 [2]
2016 [1]
2015 [1]
2013 [1]
Language
英語English [5]
Source Publication
IEEE Transaction... [2]
2013 IEEE Intern... [1]
ELECTRONICS LETT... [1]
Electronics Lett... [1]
TENCON 2015 - 20... [1]
Indexed By
SCIE [3]
CPCI-S [1]
其他 [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-6 of 6
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Author Ascending
Author Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
WOS Cited Times Ascending
WOS Cited Times Descending
A Single-Opamp Third Order CT Δ Σ Modulator With SAB-ELD-Merged Integrator and Three-Stage Hybrid Compensation Opamp
Journal article
Xing, Kai, Wang, Wei, Zhu, Yan, Chan, Chi Hang, Martins, Rui P.. A Single-Opamp Third Order CT Δ Σ Modulator With SAB-ELD-Merged Integrator and Three-Stage Hybrid Compensation Opamp[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69(1), 64-74.
Authors:
Xing, Kai
;
Wang, Wei
;
Zhu, Yan
;
Chan, Chi Hang
;
Martins, Rui P.
Favorite
|
TC[WOS]:
5
TC[Scopus]:
5
IF:
5.2
/
4.5
|
Submit date:2021/09/20
Analog-to-digital Conversion (Adc)
Continuous-time Delta-sigma Modulator (Ctdsm)
Gain
High-speed Noise-shaping Sar (ns-Sar).
Loading
Low-frequency Noise
Modulation
Preliminary Sampling And Quantization (Psq) Technique
Quantization (Signal)
Sab-eld-merged Integrator
Three-stage Opamp
Topology
Wideband
Reconfigurable mismatch-free time-interleaved bandpass sigma-delta modulator for wireless communications
Journal article
Dongyang Jiang, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, Franco Maloberti. Reconfigurable mismatch-free time-interleaved bandpass sigma-delta modulator for wireless communications[J]. ELECTRONICS LETTERS, 2017, 53(7), 506–508.
Authors:
Dongyang Jiang
;
Sai-Weng Sin
;
Seng-Pan U
;
Rui Paulo Martins
;
Franco Maloberti
Favorite
|
TC[WOS]:
2
TC[Scopus]:
3
IF:
0.7
/
0.9
|
Submit date:2018/10/30
Sigma-delta Modulation
Modulators
Software Radio
Radio Receivers
Circuit Simulation
Band-pass Filters
Table Lookup
Reconfigurable Mismatch-free Time-interleaved Bandpass Sigma-delta Modulator
Wireless Communications
Control Parameters
Look-up Table
Path Numbers
Path Sampling Frequencies
Tuning Coefficients
Design Reconfigurability
Multiband Receiver
Software Defined Radio Systems
Behavioural Simulations
Reconfigurable mismatch-free time-interleaved bandpass sigma–delta modulator for wireless communications
Journal article
Jiang, D., Sin, S. W., U, S.P., Martins, R. P., Maloberti, F.. Reconfigurable mismatch-free time-interleaved bandpass sigma–delta modulator for wireless communications[J]. Electronics Letters, 2017, 506-508.
Authors:
Jiang, D.
;
Sin, S. W.
;
U, S.P.
;
Martins, R. P.
;
Maloberti, F.
Favorite
|
IF:
0.7
/
0.9
|
Submit date:2022/01/24
band-pass filters
circuit simulation
modulators
radio receivers
sigma-delta modulation
software radio
table lookup
An all-factor modulation bandwidth extension technique for delta-sigma PLL transmitter
Conference paper
Mo Huang, Yan Lu, Xiao-ming Xiong, Seng-Pan U, R. P. Martins. An all-factor modulation bandwidth extension technique for delta-sigma PLL transmitter[C], 2016.
Authors:
Mo Huang
;
Yan Lu
;
Xiao-ming Xiong
;
Seng-Pan U
;
R. P. Martins
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2019/02/11
Delta-sigma
Transmitters
Modulation Bandwidth Extension
Phase Locked Loop (Pll)
A CMOS Delta-Sigma PLL Transmitter with Efficient Modulation Bandwidth Calibration
Journal article
Huang M., Chen D., Guo J., Ye H., Xu K., Liang X., Lu Y.. A CMOS Delta-Sigma PLL Transmitter with Efficient Modulation Bandwidth Calibration[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2015, 62(7), 1716-1725.
Authors:
Huang M.
;
Chen D.
;
Guo J.
;
Ye H.
;
Xu K.
; et al.
Favorite
|
TC[WOS]:
12
TC[Scopus]:
13
IF:
5.2
/
4.5
|
Submit date:2019/02/14
Delta-sigma Phase Locked Loop (Pll)
Modulation Bandwidth Calibration
Transmitters
An ultra-low power CMOS smart temperature sensor for clinical temperature monitoring
Conference paper
Tao Wu, Man-Kay Law, Pui-In Mak, Rui P. Martins. An ultra-low power CMOS smart temperature sensor for clinical temperature monitoring[C]:IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA, 2013.
Authors:
Tao Wu
;
Man-Kay Law
;
Pui-In Mak
;
Rui P. Martins
Favorite
|
TC[WOS]:
7
TC[Scopus]:
5
|
Submit date:2019/02/11
Cmos Smart Temperature Sensor
Clinical Temperature Monitoring Application
Dynamic Element Matching
Sigma-delta Modulation
Ultra-low Power