English | 繁體

Search in the results

UM

Browse/Search Results:  1-6 of 6 Help

Selected(0)Clear Items/Page:    Sort:
An unsupervised real-time spike sorting system based on optimized OSort Journal article
Wu, Yingjiang, Li, Ben Zheng, Wang, Liyang, Fan, Shaocan, Chen, Changhao, Li, Anan, Lin, Qin, Wang, Panke. An unsupervised real-time spike sorting system based on optimized OSort[J]. Journal of Neural Engineering, 2023, 20(6), 066015.
Authors:  Wu, Yingjiang;  Li, Ben Zheng;  Wang, Liyang;  Fan, Shaocan;  Chen, Changhao; et al.
Favorite | TC[WOS]:2 TC[Scopus]:2  IF:3.7/5.0 | Submit date：2024/01/02
Electrode Drifting  Hardware Implementation  Low-power Electronics  Osort  Spike Sorting  
A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial- Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration Conference paper
Song, Y., Zhu, Y., Chan, C. H., Martins, R. P.. A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial- Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration[C], 2020.
Authors:  Song, Y.;  Zhu, Y.;  Chan, C. H.;  Martins, R. P.
Favorite |  | Submit date：2022/01/25
analogue-digital conversion  calibration  CMOS digital integrated circuits  digital-analogue conversion  low-power electronics  preamplifiers  background inter-stage offset calibration  noise-shaping SAR hybrid architecture  NS-SAR  SNDR  power-hungry preamplifiers  low-noise targets  Schreier FoM  0-1 MASH SDM  pipeline-SAR structure  single-channel ADC  power-hungry residue amplifier  ADC power  area-hungry bit weight calibration  dynamic amplifier  pipeline operation  power efficiency  partial interleaving structu  
Multiplying DLLs Book chapter
出自: Phase-Locked Frequency Generation and Clocking: Architectures and circuits for modern wireless and wireline systems, INST ENGINEERING TECH-IET, MICHAEL FARADAY HOUSE, STEVENAGE, HERTS SG1 2AY, ENGLAND:Institution of Engineering and Technology, 2020, 页码:645-664
Authors:  Yang, Shiheng;  Yin, Jun;  Mak, Pui In;  Martins, Rui P.
Favorite | TC[WOS]:0 TC[Scopus]:0 | Submit date：2021/12/03
Clocks  Delay Lock Loops  Jitter  Low-power Electronics  Multiplying Circuits  System-on-chip  Voltage-controlled Oscillators  
0.45-V 5.4-nW switched-capacitor bandgap reference with intermittent operation and improved supply immunity Journal article
Luo, Z., Lu, Y., Martins, R. P.. 0.45-V 5.4-nW switched-capacitor bandgap reference with intermittent operation and improved supply immunity[J]. Electronics Letters, 2018, 1154-1156.
Authors:  Luo, Z.;  Lu, Y.;  Martins, R. P.
Favorite |   IF:0.7/0.9 | Submit date：2022/01/25
Charge Pump Circuits  Cmos Integrated Circuits  Low-power Electronics  Reference Circuits  Sample And Hold Circuits  Switched Capacitor Networks  Voltage Multipliers  
Adaptive Hybrid Active Power Filters Book
Lei Wang, Man-Chung Wong, Chi-Seng Lam. Adaptive Hybrid Active Power Filters[M]. Singapore:Springer, 2018.
Authors:  Lei Wang;  Man-Chung Wong;  Chi-Seng Lam
Favorite | TC[WOS]:2 TC[Scopus]:0 | Submit date：2019/02/22
Power Electronics  Pulse Width Modulations  Power Converters  Active Power Filters  Hybrid Active Power Filters  Static Var Compensators  Thyristor Controlled Lc Coupling Hybrid Active Power Filters  Low Dc-link Voltage  Wide Compensation Range  Power Quality Compensators  
20.5 A dual-symmetrical-output switched-capacitor converter with dynamic power cells and minimized cross regulation for application processors in 28nm CMOS Conference paper
Jiang, J., Lu, Y., Ki, W.-H., U, S.-P., Martins, R. P.. 20.5 A dual-symmetrical-output switched-capacitor converter with dynamic power cells and minimized cross regulation for application processors in 28nm CMOS[C], 2017.
Authors:  Jiang, J.;  Lu, Y.;  Ki, W.-H.;  U, S.-P.;  Martins, R. P.
Favorite |  | Submit date：2022/01/24
voltage-controlled oscillators  CMOS integrated circuits  low-power electronics  microprocessor chips  multiprocessing systems  power convertors  switched capacitor networks