×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MI... [30]
Faculty of Scie... [25]
THE STATE KEY L... [20]
Faculty of Arts ... [1]
THE STATE KEY LA... [1]
Authors
MAK PUI IN [15]
RUI PAULO DA SI... [14]
LAW MAN KAY [8]
CHEN YONG [8]
LAM CHI SENG [7]
YIN JUN [6]
More...
Document Type
Journal article [32]
Conference paper [6]
Book chapter [1]
Date Issued
2024 [6]
2023 [4]
2022 [6]
2021 [4]
2020 [7]
2019 [2]
More...
Language
英語English [38]
Source Publication
IEEE Transaction... [7]
IEEE Journal of ... [4]
IEEE TRANSACTION... [4]
IEEE Transaction... [3]
2012 IEEE 13th W... [2]
IEEE JOURNAL OF ... [2]
More...
Indexed By
SCIE [28]
EI [7]
CPCI-S [4]
ESCI [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-10 of 39
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 23.2-to-26-GHz Low-Jitter Fast-Locking Sub-Sampling PLL Based on a Function-Reused VCO-Buffer and a Type-I FLL With Rapid Phase Alignment
Journal article
Li, Haoran, Xu, Tailong, Meng, Xi, Yin, Jun, Martins, Rui P., Mak, Pui In. A 23.2-to-26-GHz Low-Jitter Fast-Locking Sub-Sampling PLL Based on a Function-Reused VCO-Buffer and a Type-I FLL With Rapid Phase Alignment[J]. IEEE Journal of Solid-State Circuits, 2024.
Authors:
Li, Haoran
;
Xu, Tailong
;
Meng, Xi
;
Yin, Jun
;
Martins, Rui P.
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.6
/
5.6
|
Submit date:2024/10/10
Fast Locking
Frequency Synthesis
Frequency-locked Loop (Fll)
Low Jitter
Millimeter-wave (Mm-wave)
Phase-locked Loop (Pll)
Reference (Ref.) Spur
Sub-sampling Phase Detector (Sspd)
Voltage-controlled Oscillator (Vco)
A Battery-Free Crystal-Less BLE Transmitter Tag With Fully-Integrated RF Harvesting and Multitag TDD and FDD Broadcasting
Journal article
Lin, Liwen, Yu, Wei Han, Shao, Haijun, Yin, Jun, Lei, Ka Meng, Martins, Rui P., Mak, Pui In. A Battery-Free Crystal-Less BLE Transmitter Tag With Fully-Integrated RF Harvesting and Multitag TDD and FDD Broadcasting[J]. IEEE Transactions on Microwave Theory and Techniques, 2024.
Authors:
Lin, Liwen
;
Yu, Wei Han
;
Shao, Haijun
;
Yin, Jun
;
Lei, Ka Meng
; et al.
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.1
/
4.2
|
Submit date:2024/10/10
Battery
Bluetooth Low Energy (Ble)
Crystal (Xtal)
Frequency Retaining Technique
Frequency-division Duplex (Fdd)
Over-the-air (Ota)
Rf Reference Phase-locked Loop (Pll)
Time-division Duplex (Tdd)
Trifilar Rf Harvester
Vdd-insensitive Voltage Control Oscillator And Power Amplifier (Vco-pa)
Dynamic response improvement for multi-terminal DC system with AI-designed adaptive dynamic reference control
Journal article
Yang, Qifan, Lin, Gang, Jin, Xin, Zhang, Bin, Dai, Ningyi. Dynamic response improvement for multi-terminal DC system with AI-designed adaptive dynamic reference control[J]. International Journal of Electrical Power and Energy Systems, 2024, 158, 109967.
Authors:
Yang, Qifan
;
Lin, Gang
;
Jin, Xin
;
Zhang, Bin
;
Dai, Ningyi
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
5.0
/
4.6
|
Submit date:2024/05/16
Adaptive Dynamic Reference
Dynamic Response
Parameter Design
Voltage Source Converter
A 521pW, 0.016%/V Line Sensitivity Self-Biased CMOS Voltage Reference With DIBL Effect Compensation Using Adaptive VGS Control
Journal article
Yu, Kai, Yang, Shangru, Li, Sizhen, Huang, Mo. A 521pW, 0.016%/V Line Sensitivity Self-Biased CMOS Voltage Reference With DIBL Effect Compensation Using Adaptive VGS Control[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024, 71(4), 1754-1758.
Authors:
Yu, Kai
;
Yang, Shangru
;
Li, Sizhen
;
Huang, Mo
Favorite
|
TC[WOS]:
1
TC[Scopus]:
1
IF:
4.0
/
3.7
|
Submit date:2024/05/02
Cmos Voltage Reference
Dibl Effect Compensation
Line Sensitivity
Power Supply Rejection Ratio
Self-biased
Ultra-low Power
A 0.011%/V LS and −76-dB PSRR Self-Biased CMOS Voltage Reference With Quasi Self-Cascode Current Mirror
Journal article
Yu, Kai, Chen, Jiyang, Li, Sizhen, Huang, Mo. A 0.011%/V LS and −76-dB PSRR Self-Biased CMOS Voltage Reference With Quasi Self-Cascode Current Mirror[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024, 71(3), 1052-1056.
Authors:
Yu, Kai
;
Chen, Jiyang
;
Li, Sizhen
;
Huang, Mo
Favorite
|
TC[WOS]:
0
TC[Scopus]:
0
IF:
4.0
/
3.7
|
Submit date:2024/02/22
Cmos Voltage Reference
Line Sensitivity
Power Supply Rejection Ratio
Quasi Self-cascode Current Mirror
Self-biased
Sub-μW Auto-Calibration Bandgap Voltage Reference with 1σ inaccuracy of ±0.12% within -40 to 120 ℃
Journal article
Chi-Wa U, Man-Kay Law, Rui P. Martins, Chi-Seng Lam. Sub-μW Auto-Calibration Bandgap Voltage Reference with 1σ inaccuracy of ±0.12% within -40 to 120 ℃[J]. IEEE Journal of Solid-State Circuits, 2024, 59(2), 540-550.
Authors:
Chi-Wa U
;
Man-Kay Law
;
Rui P. Martins
;
Chi-Seng Lam
Favorite
|
TC[WOS]:
1
TC[Scopus]:
3
IF:
4.6
/
5.6
|
Submit date:2023/08/31
Auto-calibration
Bandgap
Process Variation
Voltage Reference
A 0.5V 22.5ppm∘C Bandgap Voltage Reference with Leakage Current Injection for Curvature Correction
Journal article
Chon-Fai Lee, Chi-Wa U, Rui P. Martins, Chi-Seng Lam. A 0.5V 22.5ppm∘C Bandgap Voltage Reference with Leakage Current Injection for Curvature Correction[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2023, 70(10), 3897 - 3901.
Authors:
Chon-Fai Lee
;
Chi-Wa U
;
Rui P. Martins
;
Chi-Seng Lam
Favorite
|
TC[WOS]:
4
TC[Scopus]:
6
IF:
4.0
/
3.7
|
Submit date:2023/08/03
Bandgap Voltage Reference
Clocks
Internet Of Things
Internet Of Things
Leakage Current Injection
Leakage Currents
Power Demand
Switched-capacitor Circuits
Temperature Coefficient
Temperature Measurement
Transistors
Voltage
A 0.4-V 8400-μm2 Voltage Reference in 65-nm CMOS Exploiting Well-Proximity Effect
Journal article
Che, Chengyu, Lei, Ka Meng, Martins, Rui P., Mak, Pui In. A 0.4-V 8400-μm2 Voltage Reference in 65-nm CMOS Exploiting Well-Proximity Effect[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2023, 70(10), 3822-3826.
Authors:
Che, Chengyu
;
Lei, Ka Meng
;
Martins, Rui P.
;
Mak, Pui In
Favorite
|
TC[WOS]:
2
TC[Scopus]:
4
IF:
4.0
/
3.7
|
Submit date:2023/11/01
Analog Circuit
Deep-submicron Cmos
Layout-dependent Effect (Lde)
Ultra-low-voltage
Voltage Reference
Well-proximity Effect (Wpe)
A 3.78-GHz Type-I Sampling PLL With a Fully Passive KPD-Doubled Primary-Secondary S-PD Measuring 39.6-fsRMSJitter, -260.2-dB FOM, and -70.96-dBc Reference Spur
Journal article
Huang, Yunbo, Chen, Yong, Zhao, Bo, Mak, Pui In, Martins, Rui P.. A 3.78-GHz Type-I Sampling PLL With a Fully Passive KPD-Doubled Primary-Secondary S-PD Measuring 39.6-fsRMSJitter, -260.2-dB FOM, and -70.96-dBc Reference Spur[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70(4), 1463-1475.
Authors:
Huang, Yunbo
;
Chen, Yong
;
Zhao, Bo
;
Mak, Pui In
;
Martins, Rui P.
Favorite
|
TC[WOS]:
6
TC[Scopus]:
11
IF:
5.2
/
4.5
|
Submit date:2023/05/02
Cmos
Type-i Sampling Phase-locked Loop (S-pll)
Voltage-controlled Oscillator (Vco)
Reference (Ref) Feedthrough Suppression
Figure-of-merit (Fom)
Phase-detection Gain (Kpd)
Sampling Phase Detector (S-pd)
Power-Efficient RF and mm-Wave VCOs/PLL
Book chapter
出自: Analog Circuits and Signal Processing, Switzerland:Springer, 2023, 页码:51-89
Authors:
Hao Guo
;
Zunsong Yang
;
Chee Cheow Lim
;
Harikrishnan Ramiah
;
Yatao Peng
; et al.
Favorite
|
TC[Scopus]:
0
|
Submit date:2023/08/03
Harmonic Tuning
Inverse Class-f
Jitter
Millimeter Wave (mm-Wave)
Mode-switching
Phase Noise
Phase-locked Loop (Pll)
Reference Spur
Subsampling
Voltage-controlled Oscillator (Vco)