UM

Browse/Search Results:  1-1 of 1 Help

Selected(0)Clear Items/Page:    Sort:
60-dB SNDR 100-MS/s SAR ADCs With Threshold Reconfigurable Reference Error Calibration Journal article
Chan, Chi-Hang, Zhu, Yan, Li, Cheng, Zhang, Wai-Hong, Ho, Iok-Meng, Wei, Lai, Seng-Pan, U., Martins, Rui Paulo. 60-dB SNDR 100-MS/s SAR ADCs With Threshold Reconfigurable Reference Error Calibration[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52(10), 2576-2588.
Authors:  Chan, Chi-Hang;  Zhu, Yan;  Li, Cheng;  Zhang, Wai-Hong;  Ho, Iok-Meng; et al.
Favorite | TC[WOS]:38 TC[Scopus]:46  IF:4.6/5.6 | Submit date:2018/10/30
Reference Buffer  Reference Error Calibration  Successive Approximation Register (Sar) Analog-to-digital Converter (Adc)  Threshold Reconfigurable Comparator