English | 繁體

Search in the results

UM

Browse/Search Results:  1-4 of 4 Help

Selected(0)Clear Items/Page:    Sort:
A Task-Parallel and Reconfigurable FPGA-Based Hardware Implementation of Extreme Learning Machine Conference paper
Huang, Hui, Rong, Hai Jun, Yang, Zhao Xu. A Task-Parallel and Reconfigurable FPGA-Based Hardware Implementation of Extreme Learning Machine[C]:Association for Computing Machinery, 2022, 194-202.
Authors:  Huang, Hui;  Rong, Hai Jun;  Yang, Zhao Xu
Favorite | TC[Scopus]:1 | Submit date：2022/05/17
Extreme Learning Machine  Field-programmable Gate Array  Reconfigurable Architecture  Task-parallel Computing  
Intelligent Reflecting Surface-Aided Wireless Communications: A Tutorial Journal article
Wu, Qingqing, Zhang, Shuowen, Zheng, Beixiong, You, Changsheng, Zhang, Rui. Intelligent Reflecting Surface-Aided Wireless Communications: A Tutorial[J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 2021, 69(5), 3313-3351.
Authors:  Wu, Qingqing;  Zhang, Shuowen;  Zheng, Beixiong;  You, Changsheng;  Zhang, Rui
Favorite | TC[WOS]:1530 TC[Scopus]:1970  IF:7.2/6.3 | Submit date：2021/11/22
Intelligent Reflecting Surface (Irs)  Irs Applications  Irs Channel Estimation  Irs Channel Model  Irs Deployment  Irs Hardware Architecture And Practical Constraints  Irs Reflection Optimization  Irs-aided Wireless Communication  Smart And Reconfigurable Environment  
A Reconfigurable and Extendable Digital Architecture for Mixed Signal Power Electronics Controller Journal article
Wu, Ya-Jie, Lam, Chi-Seng, Wong, Man-Chung, Sin, Sai-Weng, Martins, Rui Paulo. A Reconfigurable and Extendable Digital Architecture for Mixed Signal Power Electronics Controller[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 65(10), 1480-1484.
Authors:  Wu, Ya-Jie;  Lam, Chi-Seng;  Wong, Man-Chung;  Sin, Sai-Weng;  Martins, Rui Paulo
Favorite | TC[WOS]:4 TC[Scopus]:5  IF:4.0/3.7 | Submit date：2018/12/23
Building Block  Digital Controller  Mixed Signal Pe Controller  Reconfigurable And Extendable Digital Architecture  
“A reconfigurable and extendable digital architecture for mixed signal power electronics controller,” 2018 International Symposium on Integrated Circuits and Systems (ISICAS) Presentation
会议地点: Taormina, ITALY, 会议日期: SEP 02-03, 2018, 报告日期: 2018-09-03
Authors:  Wu, Ya-Jie;  Lam, Chi-Seng;  Wong, Man-Chung;  Sin, Sai-Weng;  Martins, Rui Paulo
Favorite | TC[WOS]:4 TC[Scopus]:5 | Submit date：2018/10/30
Building Block  Digital Controller  Reconfigurable And Extendable Digital Architecture  Mixed Signal Pe Controller