English | 繁體

Search in the results

UM

Browse/Search Results:  1-3 of 3 Help

Selected(0)Clear Items/Page:    Sort:
Sub-μW Auto-Calibration Bandgap Voltage Reference with 1σ inaccuracy of ±0.12% within -40 to 120 ℃ Journal article
Chi-Wa U, Man-Kay Law, Rui P. Martins, Chi-Seng Lam. Sub-μW Auto-Calibration Bandgap Voltage Reference with 1σ inaccuracy of ±0.12% within -40 to 120 ℃[J]. IEEE Journal of Solid-State Circuits, 2024, 59(2), 540-550.
Authors:  Chi-Wa U;  Man-Kay Law;  Rui P. Martins;  Chi-Seng Lam
Favorite | TC[WOS]:1 TC[Scopus]:3  IF:4.6/5.6 | Submit date：2023/08/31
Auto-calibration  Bandgap  Process Variation  Voltage Reference  
Process compensated bipolar junction transistor-based CMOS temperature sensor with a +/- 1.5 degrees C (3 sigma) batch-to-batch inaccuracy Journal article
Sun, Dapeng, Zhang, Tan-Tan, Law, Man-Kay, Mak, Pui-In, Martins, Rui Paulo. Process compensated bipolar junction transistor-based CMOS temperature sensor with a +/- 1.5 degrees C (3 sigma) batch-to-batch inaccuracy[J]. ELECTRONICS LETTERS, 2018, 54(22), 1270-1271.
Authors:  Sun, Dapeng;  Zhang, Tan-Tan;  Law, Man-Kay;  Mak, Pui-In;  Martins, Rui Paulo
Favorite | TC[WOS]:1 TC[Scopus]:1  IF:0.7/0.9 | Submit date：2019/01/17
Resistors  Calibration  Cmos Integrated Circuits  Bipolar Transistors  Temperature Sensors  First-batch-only Calibration Parameters  Batch-to-batch Inaccuracy  Piecewise Bjt Process  Compensation Property  Base Recombination Current  Base-emitter Voltage  Cmos Temperature Sensor  Process Compensated Bjt  Intra-die Variation  Spread Compensation Property  On-chip Resistors  Inter-die Variation  Current 3  0 Mua  Voltage 1  2 v  Temperature-40 Degc To 125 Degc  Size 0  036 Mm  
A Dynamic Leakage and Slew Rate Compensation Circuit for 40-nm CMOS Mixed-Voltage Output Buffer Journal article
Lee, Tzung-Je, Tsai, Tsung-Yi, Lin, Wei, Chio, U-Fat, Wang, Chua-Chin. A Dynamic Leakage and Slew Rate Compensation Circuit for 40-nm CMOS Mixed-Voltage Output Buffer[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25(11), 3166-3174.
Authors:  Lee, Tzung-Je;  Tsai, Tsung-Yi;  Lin, Wei;  Chio, U-Fat;  Wang, Chua-Chin
Favorite | TC[WOS]:7 TC[Scopus]:8  IF:2.8/2.8 | Submit date：2018/10/30
Dynamic Leakage Reduction  I/o Buffer  Mixed-voltage Tolerant  Process-voltage-temperature (Pvt) Variation  Slew Rate Compensation