×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
Faculty of Scien... [3]
INSTITUTE OF MIC... [1]
RECTOR'S OFFICE [1]
Authors
RUI PAULO DA SIL... [2]
U SENG PAN [2]
SIN SAI WENG [1]
Document Type
Journal article [3]
Book [1]
Date Issued
2017 [2]
2006 [1]
2004 [1]
Language
英語English [4]
Source Publication
IEEE Journal of ... [1]
IEEE TRANSACTION... [1]
IEEE Transaction... [1]
Indexed By
SCIE [2]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-4 of 4
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 4.2mW 77.1dB-SNDR 5MHz-BW DT 2-1 MASH ΔΣ Modulator with Multirate Opamp Sharing
Journal article
Qi, L., Sin, W., U, S.P., Maloberti, F., Martins, R. P.. A 4.2mW 77.1dB-SNDR 5MHz-BW DT 2-1 MASH ΔΣ Modulator with Multirate Opamp Sharing[J]. IEEE Transactions on Circuits and Systems I - Regular Papers, 2017, 2641-2654.
Authors:
Qi, L.
;
Sin, W.
;
U, S.P.
;
Maloberti, F.
;
Martins, R. P.
Favorite
|
IF:
5.2
/
4.5
|
Submit date:2022/01/24
Analog-to-digital Converter (Adc)
Discrete-time (Dt) Delta Sigma (Δς) Modulator
Multi-stage Noise Shaping (Mash)
Wideband
Power-efficient
Opamp Sharing
Multirate
Sar Quantizer
A 4.2-mW 77.1-dB SNDR 5-MHz BW DT 2-1 MASH Delta Sigma Modulator With Multirate Opamp Sharing
Journal article
Liang Qi, Sai-Weng Sin, Seng-Pan, U., Franco Maloberti, Rui Paulo Martins. A 4.2-mW 77.1-dB SNDR 5-MHz BW DT 2-1 MASH Delta Sigma Modulator With Multirate Opamp Sharing[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64(10), 2641-2654.
Authors:
Liang Qi
;
Sai-Weng Sin
;
Seng-Pan, U.
;
Franco Maloberti
;
Rui Paulo Martins
Favorite
|
TC[WOS]:
35
TC[Scopus]:
44
IF:
5.2
/
4.5
|
Submit date:2018/10/30
Analog-to-digital Converter (Adc)
Discrete-time (Dt) Delta Sigma (Delta Sigma) Modulator
Multi-stage Noise Shaping (Mash)
Wideband
Power-efficient
Opamp Sharing
Multirate
Successive Approximation Register (Sar) Quantizer
Design of Very High-Frequency Multirate Switched-Capacitor Circuits – Extending the Boundaries Of CMOS Analog Front-End Filtering
Book
U Seng Pan, Martins Rui Paulo, Epifanio da Franca Jose de Albuquerque. Design of Very High-Frequency Multirate Switched-Capacitor Circuits – Extending the Boundaries Of CMOS Analog Front-End Filtering[M]. US:Springer US, 2006, 250.
Authors:
U Seng Pan
;
Martins Rui Paulo
;
Epifanio da Franca Jose de Albuquerque
Favorite
|
TC[Scopus]:
0
|
Submit date:2019/02/26
Cmos
Cmos Analog Integrated Circuit
Filter
Front-end Filtering
Gain & Offset Compensation
High-frequency
Multirate Signal Processing
Secs
Switched-capacitor
The Kluwer International Series In engIneerIng And Computer
Timing-mismatch And Jitter
Calculus
Consumption
Integrated Circuit
A 2.5-V 57-MHz 15-tap SC bandpass interpolating filter with 320-MS/s output for DDFS system in 0.35-μm CMOS
Journal article
U S.-P., Martins R.P., Franca J.E.. A 2.5-V 57-MHz 15-tap SC bandpass interpolating filter with 320-MS/s output for DDFS system in 0.35-μm CMOS[J]. IEEE Journal of Solid-State Circuits, 2004, 39(1), 87-99.
Authors:
U S.-P.
;
Martins R.P.
;
Franca J.E.
Favorite
|
TC[WOS]:
2
TC[Scopus]:
16
IF:
4.6
/
5.6
|
Submit date:2019/02/11
Autozeroing
Bandpass
Cmos Analog Integrated Circuits
Direct-digital Synthesis
Filters
Frequency-translated Filtering
Interpolation
Multirate Signal Processing
Sampled Data Circuits
Signal Sampling/reconstruction
Switched-capacitor Filters