×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
THE STATE KEY LA... [4]
INSTITUTE OF MIC... [4]
Faculty of Scien... [4]
Authors
MAK PUI IN [4]
RUI PAULO DA SIL... [3]
YIN JUN [2]
CHEN YONG [1]
Document Type
Journal article [5]
Date Issued
2020 [2]
2019 [2]
2014 [1]
Language
英語English [5]
Source Publication
IEEE Journal of ... [1]
IEEE TRANSACTION... [1]
IEEE TRANSACTION... [1]
IEEE Transaction... [1]
IEEE Transaction... [1]
Indexed By
SCIE [4]
CPCI-S [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-5 of 5
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 1-V 4-mW Differential-Folded Mixer with Common-Gate Transconductor Using Multiple Feedback Achieving 18.4-dB Conversion Gain, +12.5-dBm IIP3, and 8.5-dB NF
Journal article
Vitee,Nandini, Ramiah,Harikrishnan, Mak,Pui In, Yin,Jun, Martins,Rui P.. A 1-V 4-mW Differential-Folded Mixer with Common-Gate Transconductor Using Multiple Feedback Achieving 18.4-dB Conversion Gain, +12.5-dBm IIP3, and 8.5-dB NF[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28(5), 1164-1174.
Authors:
Vitee,Nandini
;
Ramiah,Harikrishnan
;
Mak,Pui In
;
Yin,Jun
;
Martins,Rui P.
Favorite
|
TC[WOS]:
5
TC[Scopus]:
5
IF:
2.8
/
2.8
|
Submit date:2021/03/04
Capacitive Feedback
Cmos
High Linearity
Mixer
Positive Feedback
Third-order Intercept Point (Iip3)
Third-order Intermodulation (Im3) Cancellation
A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer with Integrated Transformer-Based Gate Inductor and IM2 Injection Technique
Journal article
Vitee,Nandini, Ramiah,Harikrishnan, Mak,Pui In, Yin,Jun, Martins,Rui P.. A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer with Integrated Transformer-Based Gate Inductor and IM2 Injection Technique[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020, 28(3), 700-713.
Authors:
Vitee,Nandini
;
Ramiah,Harikrishnan
;
Mak,Pui In
;
Yin,Jun
;
Martins,Rui P.
Favorite
|
TC[WOS]:
15
TC[Scopus]:
25
IF:
2.8
/
2.8
|
Submit date:2021/03/04
Balun-low-noise Amplifier (Lna) Mixer
Cmos
High Linearity
Inductively Source Degeneration Transconductor
Low-power
Second-order Intermodulation (Im2) Injection
Third-order Input Intercept Point (Iip3)
Volterra Series
A 0.096-mm2 1-20-GHz triple-path noise- canceling common-gate common-source LNA with dual complementary pMOS-nMOS configuration
Journal article
Yu,Haohong, Chen,Yong, Boon,Chirn Chye, Mak,Pui In, Martins,Rui P.. A 0.096-mm2 1-20-GHz triple-path noise- canceling common-gate common-source LNA with dual complementary pMOS-nMOS configuration[J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2019, 68(1), 144-159.
Authors:
Yu,Haohong
;
Chen,Yong
;
Boon,Chirn Chye
;
Mak,Pui In
;
Martins,Rui P.
Favorite
|
TC[WOS]:
67
TC[Scopus]:
75
IF:
4.1
/
4.2
|
Submit date:2021/03/09
Cmos
Common Gate (Cg)
Common Source (Cs)
Input Third-order Intercept Point (Iip3)
Noise Figure (Nf)
Partial Distortion Canceling
Pmos-nmos Configuration
Resistive Feedback
Triple-path And Dual-path Noise CaNceling (Nc)
Wideband Input Matching
Wideband Low-noise Amplifier (Lna)
A 0.096-mm2 1-to-20-GHz Triple-Path Noise-Cancelling Common-Gate Common-Source LNA with Complementary pMOS-nMOS Configuration
Journal article
Yu, H., Chen, Y., Boon, C., Mak, P. I., Martins, R. P.. A 0.096-mm2 1-to-20-GHz Triple-Path Noise-Cancelling Common-Gate Common-Source LNA with Complementary pMOS-nMOS Configuration[J]. IEEE Transactions on Microwave Theory and Techniques, 2019, 144-159.
Authors:
Yu, H.
;
Chen, Y.
;
Boon, C.
;
Mak, P. I.
;
Martins, R. P.
Favorite
|
TC[WOS]:
67
TC[Scopus]:
75
|
Submit date:2022/01/25
Cmos
Common Gate (Cg)
Common Source (Cs)
Input Third-order Intercept Point (Iip3)
Noise Figure (Nf)
Partial Distortion Canceling
Pmos–nmos Configuration
Resistive Feedback
Triple-path And Dual-path Noise CaNceling (Nc)
Wideband Input Matching
Wideband Low-noise Amplifier (Lna)
A sub-GHz multi-ISM-band ZigBee receiver using function-reuse and gain-boosted N-path techniques for IoT applications
Journal article
Zhicheng Lin, Pui-In Mak, Rui P. Martins. A sub-GHz multi-ISM-band ZigBee receiver using function-reuse and gain-boosted N-path techniques for IoT applications[J]. IEEE Journal of Solid-State Circuits, 2014, 49(12), 2990-3004.
Authors:
Zhicheng Lin
;
Pui-In Mak
;
Rui P. Martins
Favorite
|
TC[WOS]:
46
TC[Scopus]:
54
|
Submit date:2019/02/11
Blocker Nf
Cmos
Current Reuse
Iip3
Internet Of Things (Iot)
Ism
Linear Periodically Time-variant (Lptv)
Low-noise Amplifier (Lna)
Mixer
Noise Figure (Nf)
Out-of-band (Ob)
Phase Noise
Receiver
Ultra-low-power (Ulp)
Ultra-low-voltage (Ulv)
Voltage-control Led Oscillator (Vco)
Wireless
Zigbee