×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [5]
Faculty of Scien... [5]
THE STATE KEY LA... [2]
Authors
RUI PAULO DA SIL... [5]
ZHU YAN [4]
CHAN CHI HANG [3]
MAK PUI IN [2]
LAW MAN KAY [1]
Document Type
Journal article [5]
Book chapter [1]
Date Issued
2022 [3]
2017 [2]
2015 [1]
Language
英語English [6]
Source Publication
IEEE Journal of ... [2]
Enabling the Int... [1]
IEEE JOURNAL OF ... [1]
IEEE TRANSACTION... [1]
IEEE Transaction... [1]
Indexed By
SCIE [5]
CPCI-S [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-6 of 6
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
An Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Code-Counter-Based Offset Calibration
Journal article
Zhang, Hongshuai, Zhu, Yan, Chan, Chi Hang, Martins, Rui P.. An Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Code-Counter-Based Offset Calibration[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57(5), 1480-1491.
Authors:
Zhang, Hongshuai
;
Zhu, Yan
;
Chan, Chi Hang
;
Martins, Rui P.
Favorite
|
TC[WOS]:
8
TC[Scopus]:
10
IF:
4.6
/
5.6
|
Submit date:2022/05/13
Amplifier Linearity Enhancement
Analog-to-digital Converter (Adc)
Background Offset Calibration
Digital Reconstruction Filter
Dwa
Energy And Area Efficient
Inherent Gain Error Tolerant
Inter-stage Gain Error
Noise Shaping (Ns)
Oversampling
Partial Interleaving
Pipelined Successive Approximation (Sar)
Quantization Leakage Error
A 20 MHz Bandwidth 79 dB SNDR SAR-Assisted Noise-Shaping Pipeline ADC with Gain and Offset Calibrations
Journal article
Zhang, Yanbo, Zhang, Jin, Liu, Shubin, Ding, Ruixue, Zhu, Yan, Chan, Chi Hang, Martins, Rui P.. A 20 MHz Bandwidth 79 dB SNDR SAR-Assisted Noise-Shaping Pipeline ADC with Gain and Offset Calibrations[J]. IEEE Journal of Solid-State Circuits, 2022, 57(3), 745-756.
Authors:
Zhang, Yanbo
;
Zhang, Jin
;
Liu, Shubin
;
Ding, Ruixue
;
Zhu, Yan
; et al.
Favorite
|
TC[WOS]:
7
TC[Scopus]:
10
IF:
4.6
/
5.6
|
Submit date:2022/03/28
Analog-to-digital Converter (Adc)
Inter-stage Gain And Offset Calibrations
Noise-shaping (Ns)
Split Adc
Successive Approximation Register (Sar)-assisted Pipeline
A Single-Opamp Third Order CT Δ Σ Modulator With SAB-ELD-Merged Integrator and Three-Stage Hybrid Compensation Opamp
Journal article
Xing, Kai, Wang, Wei, Zhu, Yan, Chan, Chi Hang, Martins, Rui P.. A Single-Opamp Third Order CT Δ Σ Modulator With SAB-ELD-Merged Integrator and Three-Stage Hybrid Compensation Opamp[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69(1), 64-74.
Authors:
Xing, Kai
;
Wang, Wei
;
Zhu, Yan
;
Chan, Chi Hang
;
Martins, Rui P.
Favorite
|
TC[WOS]:
5
TC[Scopus]:
5
IF:
5.2
/
4.5
|
Submit date:2021/09/20
Analog-to-digital Conversion (Adc)
Continuous-time Delta-sigma Modulator (Ctdsm)
Gain
High-speed Noise-shaping Sar (ns-Sar).
Loading
Low-frequency Noise
Modulation
Preliminary Sampling And Quantization (Psq) Technique
Quantization (Signal)
Sab-eld-merged Integrator
Three-stage Opamp
Topology
Wideband
Circuit Techniques for IoT-Enabling Short-Range ULP Radios
Book chapter
出自: Enabling the Internet of Things-from Integrated Circuits to Integrated Systems:Springer International Publishing, 2017, 页码:385-408
Authors:
Pui-In Mak
;
Zhicheng Lin
;
R. P. Martins
Favorite
|
TC[Scopus]:
0
|
Submit date:2019/03/11
Phase Noise
Power Budget
External Component
Hybrid Filter
Gain Stage
A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations
Journal article
Zhu, Yan, Chan, Chi-Hang, Pan, Seng U., Martins, Rui Paulo. A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25(1), 354-363.
Authors:
Zhu, Yan
;
Chan, Chi-Hang
;
Pan, Seng U.
;
Martins, Rui Paulo
Favorite
|
TC[WOS]:
11
TC[Scopus]:
14
IF:
2.8
/
2.8
|
Submit date:2018/10/30
Offset Calibration
Partial Interleaving (Pi)
Pipelined-sar
Stage-gain Error Calibration
Nested-Current-Mirror Rail-to-Rail-Output Single-Stage Amplifier with Enhancements of DC Gain, GBW and Slew Rate
Journal article
Zushu Yan, Pui-In Mak, Man-Kay Law, Rui P. Martins, Franco Maloberti. Nested-Current-Mirror Rail-to-Rail-Output Single-Stage Amplifier with Enhancements of DC Gain, GBW and Slew Rate[J]. IEEE Journal of Solid-State Circuits, 2015, 50(10), 2353-2366.
Authors:
Zushu Yan
;
Pui-In Mak
;
Man-Kay Law
;
Rui P. Martins
;
Franco Maloberti
Favorite
|
TC[WOS]:
61
TC[Scopus]:
67
|
Submit date:2019/02/11
Area Efficiency
Cmos
Current Mirror
Dc Gain
Differential-pair (Dp) Amplifier
Frequency Compensation
Gain-bandwidth Product (Gbw)
Low Temperature Polysilicon Lcd
Multi-stage Amplifier
Nested Current Mirror
Rail-to-rail Output Swing
Single-stage Amplifier
Slew Rate (Sr)
Stability