English | 繁體

Search in the results

UM

Browse/Search Results:  1-5 of 5 Help

Selected(0)Clear Items/Page:    Sort:
A 6-GHz 78-fsRMS Double-Sampling PLL With Low-Ripple Bootstrapped DSPD and Retimer-Less MMD Achieving −92-dBc Reference Spur and −258-dB FOM Journal article
Ren, Hongyu, Yang, Zunsong, Huang, Yunbo, Feng, Chaoping, Chen, Tianle, Zhang, Xinming, Meng, Xianghe, Yan, Weiwei, Zhang, Weidong, Iizuka, Tetsuya, Chen, Yong, Mak, Pui In, Han, Zhengsheng, Li, Bo. A 6-GHz 78-fsRMS Double-Sampling PLL With Low-Ripple Bootstrapped DSPD and Retimer-Less MMD Achieving −92-dBc Reference Spur and −258-dB FOM[J]. IEEE Microwave and Wireless Technology Letters, 2024, 34(5), 548-551.
Authors:  Ren, Hongyu;  Yang, Zunsong;  Huang, Yunbo;  Feng, Chaoping;  Chen, Tianle; et al.
Favorite | TC[WOS]:0 TC[Scopus]:2  IF:0/0 | Submit date：2024/05/16
Double Sampling (Ds)  Figure Of Merit (Fom)  Frequency Synthesizer  Low Jitter  Low Spur  Phase Detector (Pd)  Phase-locked Loop (Pll)  Phase Noise (Pn)  Reference Sampling (Rs)  Subsampling (Ss)  Phase Locked Loops  Type-i  
Ring-VCO-based Phase-Locked Loops for Clock Generation – Design Considerations and State-of-the-Art Journal article
Shiheng Yang, Jun Yin, Yueduo Liu, Rongxin Bao, Zihao Zhu, Jiahui Lin, Qiang Li, Pui-In Mak, Rui P. Martins. Ring-VCO-based Phase-Locked Loops for Clock Generation – Design Considerations and State-of-the-Art[J]. Chip, 2023, 2(2), 1-10.
Authors:  Shiheng Yang;  Jun Yin;  Yueduo Liu;  Rongxin Bao;  Zihao Zhu; et al.
Favorite | TC[WOS]:1 TC[Scopus]:3 | Submit date：2023/08/19
Clock Generation, Ic Design, Phase-locked Loop (Pll), Frequency Synthesizer  
An Intermittent Frequency Synthesizer with Accurate Frequency Detection for Fast Duty-Cycled Receivers Journal article
Yin,Yadong, El-Sankary,Kamal, Chen,Zhizhang, Gao,Yueming, Vai,Mang I., Pun,Sio Hang. An Intermittent Frequency Synthesizer with Accurate Frequency Detection for Fast Duty-Cycled Receivers[J]. IEEE Access, 2020, 8, 45148-45155.
Authors:  Yin,Yadong;  El-Sankary,Kamal;  Chen,Zhizhang;  Gao,Yueming;  Vai,Mang I.; et al.
Favorite | TC[WOS]:3 TC[Scopus]:4  IF:3.4/3.7 | Submit date：2021/03/11
Duty Cycle  Frequency Detector  Frequency Synthesizer  Initial Phase Error  Phase-locked Loop  
A 0.05-to-10GHz, 19-to-22GHz, and 38-to-44GHz Frequency Synthesizer for Software-Defined Radios in 0.13-um CMOS Process Journal article
Rong, S., Yin, J., Luong, H.. A 0.05-to-10GHz, 19-to-22GHz, and 38-to-44GHz Frequency Synthesizer for Software-Defined Radios in 0.13-um CMOS Process[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2016, 109-113.
Authors:  Rong, S.;  Yin, J.;  Luong, H.
Favorite |   IF:4.0/3.7 | Submit date：2022/08/19
Frequency synthesizer  soft-ware defined radio  SDR  UWB  fast hopping  mm-Wave  dual band  voltagecontrolled oscillator  injection-locked frequency multiplier  injection-locked oscillator  sub-harmonic injection  
A 0.05- to 10-GHz, 19- to 22-GHz, and 38- to 44-GHz frequency synthesizer for software-defined radios in 0.13-μm CMOS process Journal article
Rong S., Yin J., Luong H.C.. A 0.05- to 10-GHz, 19- to 22-GHz, and 38- to 44-GHz frequency synthesizer for software-defined radios in 0.13-μm CMOS process[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2016, 63(1), 109-113.
Authors:  Rong S.;  Yin J.;  Luong H.C.
Favorite | TC[WOS]:22 TC[Scopus]:27 | Submit date：2019/02/14
Dual Band  Fast Hopping  Frequency Synthesizer  Injection-locked Frequency Multiplier  Injection-locked Oscillator  Mm-wave  Sdr  Soft-ware Defined Radio  Sub-harmonic Injection  Uwb  Voltage Controlled Oscillator