×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
THE STATE KEY LA... [3]
INSTITUTE OF MIC... [3]
Faculty of Scien... [3]
Authors
MAK PUI IN [3]
CHEN YONG [2]
RUI PAULO DA SIL... [1]
YU WEI HAN [1]
Document Type
Journal article [3]
Date Issued
2019 [3]
Language
英語English [3]
Source Publication
IEEE Transaction... [2]
IEEE Solid-State... [1]
Indexed By
SCIE [2]
ESCI [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-3 of 3
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Journal Impact Factor Ascending
Journal Impact Factor Descending
Issue Date Ascending
Issue Date Descending
Submit date Ascending
Submit date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 40-Gb/s PAM-4 Transmitter Using a 0.16-pJ/bit SST-CML-Hybrid (SCH) Output Driver and a Hybrid-Path 3-Tap FFE Scheme in 28-nm CMOS
Journal article
Fan,Chao, Yu,Wei Han, Mak,Pui In, Martins,Rui P.. A 40-Gb/s PAM-4 Transmitter Using a 0.16-pJ/bit SST-CML-Hybrid (SCH) Output Driver and a Hybrid-Path 3-Tap FFE Scheme in 28-nm CMOS[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66(12), 4850-4861.
Authors:
Fan,Chao
;
Yu,Wei Han
;
Mak,Pui In
;
Martins,Rui P.
Favorite
|
TC[WOS]:
10
TC[Scopus]:
9
IF:
5.2
/
4.5
|
Submit date:2021/03/09
Cmos
Current-mode-logic (Cml) Driver
Feed-forward Equalization (Ffe)
Four-level Pulse-amplitude Modulation (Pam-4)
Source-series-terminated (Sst) Driver
Sst-cml-hybrid (Sch) Driver
Transmitter (Tx)
A 0.0018-mm2 153% locking-range CML-Based divider-by-2 with tunable self-resonant frequency using an auxiliary negative-gm Cell
Journal article
Zhao,Xiaoteng, Chen,Yong, Mak,Pui In, Martins,Rui P.. A 0.0018-mm2 153% locking-range CML-Based divider-by-2 with tunable self-resonant frequency using an auxiliary negative-gm Cell[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66(9), 3330-3339.
Authors:
Zhao,Xiaoteng
;
Chen,Yong
;
Mak,Pui In
;
Martins,Rui P.
Favorite
|
TC[WOS]:
13
TC[Scopus]:
19
IF:
5.2
/
4.5
|
Submit date:2021/03/09
5g New Radio
Cmos
Current-mode-logic (Cml)
Divider-by-2
Injection Locking
Latch
Locking Range (Lr)
Negative-gm (Ng)
Phasor Diagram
Self-resonant Frequency (Fsr)
Sensitivity Curve (Sc)
Shunt Peaking
A 6.5 ×7μ m2 0.98-to-1.5 mW Nonself-Oscillation-Mode Frequency Divider-by-2 Achieving a Single-Band Untuned Locking Range of 166.6% (4-44 GHz)
Journal article
Chen,Yong, Yang,Zunsong, Zhao,Xiaoteng, Huang,Yunbo, Mak,Pui In, Martins,Rui P.. A 6.5 ×7μ m2 0.98-to-1.5 mW Nonself-Oscillation-Mode Frequency Divider-by-2 Achieving a Single-Band Untuned Locking Range of 166.6% (4-44 GHz)[J]. IEEE Solid-State Circuits Letters, 2019, 2(5), 37-40.
Authors:
Chen,Yong
;
Yang,Zunsong
;
Zhao,Xiaoteng
;
Huang,Yunbo
;
Mak,Pui In
; et al.
Favorite
|
TC[WOS]:
19
TC[Scopus]:
23
|
Submit date:2021/03/09
5g Bands
Current-mode-logic (Cml)
Figure-of-merit (Fom)
Frequency Divider
Locking Range (Lr)
Non-self-oscillation-mode (Nsom)
Phasor
Self-oscillation-mode (Som)