×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [5]
THE STATE KEY LA... [4]
Faculty of Scien... [4]
Authors
RUI PAULO DA SIL... [4]
SIN SAI WENG [3]
ZHU YAN [3]
CHAN CHI HANG [3]
Document Type
Journal article [7]
Book chapter [1]
Conference paper [1]
Date Issued
2024 [1]
2023 [1]
2022 [2]
2020 [1]
2018 [3]
2013 [1]
More...
Language
英語English [9]
Source Publication
IEEE Journal of ... [3]
ANALOG INTEGRATE... [1]
Analog Circuits ... [1]
IEEE JOURNAL OF ... [1]
IEEE TRANSACTION... [1]
IEEE Transaction... [1]
More...
Indexed By
SCIE [6]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-9 of 9
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
An ELDC-Free 4th-Order CT SDM Facilitated by 2nd-Order NS CT-SAR and AC-Coupled Negative-R
Journal article
Xu, Zixuan, Xing, Kai, Zhu, Yan, Martins, Rui P., Chan, Chi Hang. An ELDC-Free 4th-Order CT SDM Facilitated by 2nd-Order NS CT-SAR and AC-Coupled Negative-R[J]. IEEE Journal of Solid-State Circuits, 2024, 59(3), 753-764.
Authors:
Xu, Zixuan
;
Xing, Kai
;
Zhu, Yan
;
Martins, Rui P.
;
Chan, Chi Hang
Favorite
|
TC[WOS]:
1
TC[Scopus]:
0
IF:
4.6
/
5.6
|
Submit date:2024/04/02
Ac-coupled Negative-r
Analog-to-digital Conversion (Adc)
Continuous-time Sigma-delta Modulator (Ct Sdm)
Noise-shaping Continuous Time Successive-approximation Register (Ns Ct-sar)
High-Performance Oversampling ADCs
Book chapter
出自: Analog Circuits and Signal Processing, Switzerland:Springer, 2023, 页码:181-218
Authors:
Chi-Hang Chan
;
Yan Zhu
;
Liang Qi
;
Sai Weng Sin
;
Maurits Ortmanns
; et al.
Favorite
|
TC[Scopus]:
0
|
Submit date:2023/08/03
Analog-to-digital Converter (Adc)
Cmos
Continuous-time Dsm (Ct Dsm)
Delta-sigma Modulator (Dsm)
Noise Shaping (Ns)
Oversampling
Pipeline Sar Adc
Successive Approximation Register (Sar)
On the Synthesis of Continuous-Time Sturdy MASH Delta-Sigma Modulators
Journal article
Jingying Zhang, Sai-Weng Sin, Yan Liu, Fan Ye, Guoxing Wang, Maurits Ortmanns, Liang Qi. On the Synthesis of Continuous-Time Sturdy MASH Delta-Sigma Modulators[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 70(2), 356-360.
Authors:
Jingying Zhang
;
Sai-Weng Sin
;
Yan Liu
;
Fan Ye
;
Guoxing Wang
; et al.
Favorite
|
TC[WOS]:
1
TC[Scopus]:
1
IF:
4.0
/
3.7
|
Submit date:2023/01/30
Delta-sigma Modulator (Dsm)
Continuous-time (Ct)
Sturdy Multi-stage Noise-shaping (Smash)
Excess Loop Delay (Eld)
Loop-filter Connection
Wideband Continuous-time MASH Delta-Sigma Modulators: A Tutorial Review
Journal article
Qi, Liang, Liu, Yuekai, Sin, Sai Weng, Xing, Xinpeng, Wang, Guoxing, Ortmanns, Maurits, Martins, Rui P.. Wideband Continuous-time MASH Delta-Sigma Modulators: A Tutorial Review[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69(6), 2623-2628.
Authors:
Qi, Liang
;
Liu, Yuekai
;
Sin, Sai Weng
;
Xing, Xinpeng
;
Wang, Guoxing
; et al.
Favorite
|
TC[WOS]:
12
TC[Scopus]:
12
IF:
4.0
/
3.7
|
Submit date:2022/05/17
Delta-sigma Modulator (Dsm)
Continuoustime (Ct)
Multi-stage Noise-shaping (Mash)
Sturdy Mash
Quantization Noise (Qn)
Qn Leakage
Qn Extraction
A 100-MHz BW 72.6-dB-SNDR CT ΔΣ Modulator Utilizing Preliminary Sampling and Quantization
Journal article
Wang,Wei, Chan,Chi Hang, Zhu,Yan, Martins,Rui P.. A 100-MHz BW 72.6-dB-SNDR CT ΔΣ Modulator Utilizing Preliminary Sampling and Quantization[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55(6), 1588-1598.
Authors:
Wang,Wei
;
Chan,Chi Hang
;
Zhu,Yan
;
Martins,Rui P.
Favorite
|
TC[WOS]:
13
TC[Scopus]:
15
IF:
4.6
/
5.6
|
Submit date:2020/12/04
Analog-to-digital Conversion (Adc)
Continuous-time Delta-sigma Modulator (Ct-dsm)
Preliminary Sampling And Quantization (Psq) Technique
Single Amplifier Biquad (Sab)
Successiveapproximation-register (Sar) Architecture-based Quantizer (Qtz)
A 5.35-mW 10-MHz Single-Opamp Third-Order CT Δ\Σ Modulator with CTC Amplifier and Adaptive Latch DAC Driver in 65-nm CMOS
Journal article
Wang,Wei, Zhu,Yan, Chan,Chi Hang, Martins,Rui Paulo. A 5.35-mW 10-MHz Single-Opamp Third-Order CT Δ\Σ Modulator with CTC Amplifier and Adaptive Latch DAC Driver in 65-nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2018, 53(10), 2783-2794.
Authors:
Wang,Wei
;
Zhu,Yan
;
Chan,Chi Hang
;
Martins,Rui Paulo
Favorite
|
TC[WOS]:
11
TC[Scopus]:
13
|
Submit date:2019/08/22
Analog-to-digital Conversion (Adc)
Continuous-time (Ct) Delta-sigma Modulator
Dac Driver
Passive Integrator
Single Amplifier Biquad (Sab)
A 5.35-mW 10-MHz Single-Opamp Third-Order CT Delta Sigma Modulator With CTC Amplifier and Adaptive Latch DAC Driver in 65-nm CMOS
Conference paper
Wang, Wei, Zhu, Yan, Chan, Chi-Hang, Martins, Rui Paulo. A 5.35-mW 10-MHz Single-Opamp Third-Order CT Delta Sigma Modulator With CTC Amplifier and Adaptive Latch DAC Driver in 65-nm CMOS[C], 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA:IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC, 2018, 2783-2794.
Authors:
Wang, Wei
;
Zhu, Yan
;
Chan, Chi-Hang
;
Martins, Rui Paulo
Favorite
|
TC[WOS]:
11
TC[Scopus]:
13
|
Submit date:2018/10/30
Terms-analog-to-digital Conversion (Adc)
Continuous-time (Ct) Delta-sigma Modulator
Dac Driver
Passive Integrator
Single Amplifier Biquad (Sab)
A 5.35-mW 10-MHz Single-Opamp Third-Order CT Δ\Σ Modulator with CTC Amplifier and Adaptive Latch DAC Driver in 65-nm CMOS
Journal article
Wang W., Zhu Y., Chan C.-H., Martins R.P.. A 5.35-mW 10-MHz Single-Opamp Third-Order CT Δ\Σ Modulator with CTC Amplifier and Adaptive Latch DAC Driver in 65-nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2018, 53(10), 2783-2794.
Authors:
Wang W.
;
Zhu Y.
;
Chan C.-H.
;
Martins R.P.
Favorite
|
TC[WOS]:
11
TC[Scopus]:
13
|
Submit date:2019/02/11
Analog-to-digital Conversion (Adc)
Continuous-time (Ct) Delta-sigma Modulator
Dac Driver
Passive Integrator
Single Amplifier Biquad (Sab)
Excess-loop-delay compensation technique for CT Delta Sigma modulator with hybrid active-passive loop-filters
Journal article
Cai, C.Y., Jiang, Y., Sin, S. W., U, S.P., Martins, R. P.. Excess-loop-delay compensation technique for CT Delta Sigma modulator with hybrid active-passive loop-filters[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 35-46.
Authors:
Cai, C.Y.
;
Jiang, Y.
;
Sin, S. W.
;
U, S.P.
;
Martins, R. P.
Favorite
|
TC[WOS]:
1
IF:
1.2
/
1.0
|
Submit date:2022/01/24
Ct Delta Sigma Modulator
Hybrid Active-passive Loop-filter
Excess-loop-delay For Hybrid Active-passive Loop-filter
Excess-loop-delay Compensation Techniques For Hybrid Active-passive Loop-filter