UM

Browse/Search Results:  1-4 of 4 Help

Selected(0)Clear Items/Page:    Sort:
A 12-bit 1GS/s ADC With Background Distortion and Split-ADC-Like Gain Calibration Journal article
Wei, Lai, Zheng, Zihao, Markulic, Nereo, Lagos, Jorge, Martens, Ewout, Martins, Rui Paulo, Zhu, Yan, Craninckx, Jan, Chan, Chi Hang. A 12-bit 1GS/s ADC With Background Distortion and Split-ADC-Like Gain Calibration[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2023, 70(12), 4679-4691.
Authors:  Wei, Lai;  Zheng, Zihao;  Markulic, Nereo;  Lagos, Jorge;  Martens, Ewout; et al.
Favorite | TC[WOS]:2 TC[Scopus]:2  IF:5.2/4.5 | Submit date:2024/02/23
Analog-to-digital Converter  Cmos Analog Integrated Circuits  Distortion  Input Buffer  Split-adc-like Calibration  
A sub-1V 78-nA bandgap reference with curvature compensation Journal article
Ziyang Luo, Yan Lu, Mo Huang, Junmin Jiang, Sai-Weng Sin, Seng-Pan U, Rui P. Martins. A sub-1V 78-nA bandgap reference with curvature compensation[J]. MICROELECTRONICS JOURNAL, 2017, 63, 35-40.
Authors:  Ziyang Luo;  Yan Lu;  Mo Huang;  Junmin Jiang;  Sai-Weng Sin; et al.
Favorite | TC[WOS]:16 TC[Scopus]:17  IF:1.9/1.7 | Submit date:2018/10/30
Bandgap Reference  Cmos Analog Integrated Circuits  Internet-of-things (Iot)  Ultra-low Power  Curvature Compensation  Temperature Coefficient  
Analog Baseband Architectures and Circuits for Multistandard and Low-Voltage Wireless Transceivers Book
Pui-In Mak, Seng-Pan U, Rui Paulo Martins. Analog Baseband Architectures and Circuits for Multistandard and Low-Voltage Wireless Transceivers[M]. Dordrecht:Springer, 2007, 194.
Authors:  Pui-In Mak;  Seng-Pan U;  Rui Paulo Martins
Favorite | TC[WOS]:0  | Submit date:2019/02/27
Cmos  Integrated Circuit  Multistandard  Cmos Analog Integrated Circuits  Filter  Low Voltage  Wireless Transceiver  
A 2.5-V 57-MHz 15-tap SC bandpass interpolating filter with 320-MS/s output for DDFS system in 0.35-μm CMOS Journal article
U S.-P., Martins R.P., Franca J.E.. A 2.5-V 57-MHz 15-tap SC bandpass interpolating filter with 320-MS/s output for DDFS system in 0.35-μm CMOS[J]. IEEE Journal of Solid-State Circuits, 2004, 39(1), 87-99.
Authors:  U S.-P.;  Martins R.P.;  Franca J.E.
Favorite | TC[WOS]:2 TC[Scopus]:16  IF:4.6/5.6 | Submit date:2019/02/11
Autozeroing  Bandpass  Cmos Analog Integrated Circuits  Direct-digital Synthesis  Filters  Frequency-translated Filtering  Interpolation  Multirate Signal Processing  Sampled Data Circuits  Signal Sampling/reconstruction  Switched-capacitor Filters