×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MI... [11]
Faculty of Scie... [10]
THE STATE KEY LA... [5]
Faculty of Arts ... [1]
Faculty of Healt... [1]
RECTOR'S OFFICE [1]
More...
Authors
RUI PAULO DA SIL... [6]
MAK PUI IN [4]
U SENG PAN [3]
LEI KA MENG [3]
SIN SAI WENG [1]
LAW MAN KAY [1]
More...
Document Type
Journal article [11]
Conference paper [4]
Book [2]
Book chapter [1]
Date Issued
2023 [2]
2022 [1]
2020 [1]
2018 [4]
2017 [2]
2016 [1]
More...
Language
英語English [18]
Source Publication
ELECTRONICS LETT... [2]
IEEE Transaction... [2]
2013 IEEE Intern... [1]
2020 IEEE Intern... [1]
CMOS Circuits fo... [1]
Circuits and Sys... [1]
More...
Indexed By
SCIE [7]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-10 of 18
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 12-bit 1GS/s ADC With Background Distortion and Split-ADC-Like Gain Calibration
Journal article
Wei, Lai, Zheng, Zihao, Markulic, Nereo, Lagos, Jorge, Martens, Ewout, Martins, Rui Paulo, Zhu, Yan, Craninckx, Jan, Chan, Chi Hang. A 12-bit 1GS/s ADC With Background Distortion and Split-ADC-Like Gain Calibration[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2023, 70(12), 4679-4691.
Authors:
Wei, Lai
;
Zheng, Zihao
;
Markulic, Nereo
;
Lagos, Jorge
;
Martens, Ewout
; et al.
Favorite
|
TC[WOS]:
3
TC[Scopus]:
2
IF:
5.2
/
4.5
|
Submit date:2024/02/23
Analog-to-digital Converter
Cmos Analog Integrated Circuits
Distortion
Input Buffer
Split-adc-like Calibration
CMOS integrated circuits for the quantum information sciences
Journal article
Anders,Jens, babaie,Masoud, Bardin,Joseph C., Bashir,Imran, Billiot,Gerard, Blokhina,Elena, Bonen,Shai, Charbon,Edoardo, Chiaverini,John, Chuang,Isaac L., Degenhardt,Carsten, Englund,Dirk, Geck,Lotte, Guevel,Loick Le, Ham,Donhee, Han,Ruonan, Ibrahim,Mohamed I., Kruger,Daniel, Lei,Ka Meng, Morel,Adrien, Nielinger,Dennis, Pillonnet,Gael, Sage,Jeremy M., Sebastiano,Fabio, Staszewski,Robert Bogdan, Stuart,Jules, Vladimirescu,Andrei, Vliex,Patrick, Voinigescu,Sorin P.. CMOS integrated circuits for the quantum information sciences[J]. IEEE Transactions on Quantum Engineering, 2023, 4.
Authors:
Anders,Jens
;
babaie,Masoud
;
Bardin,Joseph C.
;
Bashir,Imran
;
Billiot,Gerard
; et al.
Favorite
|
TC[Scopus]:
8
|
Submit date:2023/08/03
Cmos Integrated Circuits
Codes
Magnetic Resonance Imaging
Nuclear Magnetic Resonance
Quantum Computing
Quantum Sensing
Quantum State
Qubit
Radio Frequency
Superconducting Magnets
Miniaturization of a Nuclear Magnetic Resonance System: Architecture and Design Considerations of Transceiver Integrated Circuits
Journal article
Fan, Shuhao, Zhou, Qi, Lei, Ka Meng, Mak, Pui In, Martins, Rui P.. Miniaturization of a Nuclear Magnetic Resonance System: Architecture and Design Considerations of Transceiver Integrated Circuits[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69(8), 3049-3060.
Authors:
Fan, Shuhao
;
Zhou, Qi
;
Lei, Ka Meng
;
Mak, Pui In
;
Martins, Rui P.
Favorite
|
TC[WOS]:
7
TC[Scopus]:
8
IF:
5.2
/
4.5
|
Submit date:2022/08/05
Cmos
Frequency Stability
Integrated Circuits
Magnetic Resonance Imaging
Magnetization
Multi-Amplitude Modulation (Am)
Multi-phase Modulation (Pm)
Nmr-on-a-chip
Nuclear Magnetic Resonance
Nuclear Magnetic Resonance (Nmr)
Phase Noise
Radio Frequency
Receiver (Rx)
Rx Linearity
Rx Noise
Signal To Noise Ratio
Superconducting Magnets
Transceiver (Trx)
Transmitter (Tx)
Tx Output Power
A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial- Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration
Conference paper
Song, Y., Zhu, Y., Chan, C. H., Martins, R. P.. A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial- Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration[C], 2020.
Authors:
Song, Y.
;
Zhu, Y.
;
Chan, C. H.
;
Martins, R. P.
Favorite
|
|
Submit date:2022/01/25
analogue-digital conversion
calibration
CMOS digital integrated circuits
digital-analogue conversion
low-power electronics
preamplifiers
background inter-stage offset calibration
noise-shaping SAR hybrid architecture
NS-SAR
SNDR
power-hungry preamplifiers
low-noise targets
Schreier FoM
0-1 MASH SDM
pipeline-SAR structure
single-channel ADC
power-hungry residue amplifier
ADC power
area-hungry bit weight calibration
dynamic amplifier
pipeline operation
power efficiency
partial interleaving structu
Process compensated bipolar junction transistor-based CMOS temperature sensor with a +/- 1.5 degrees C (3 sigma) batch-to-batch inaccuracy
Journal article
Sun, Dapeng, Zhang, Tan-Tan, Law, Man-Kay, Mak, Pui-In, Martins, Rui Paulo. Process compensated bipolar junction transistor-based CMOS temperature sensor with a +/- 1.5 degrees C (3 sigma) batch-to-batch inaccuracy[J]. ELECTRONICS LETTERS, 2018, 54(22), 1270-1271.
Authors:
Sun, Dapeng
;
Zhang, Tan-Tan
;
Law, Man-Kay
;
Mak, Pui-In
;
Martins, Rui Paulo
Favorite
|
TC[WOS]:
1
TC[Scopus]:
1
IF:
0.7
/
0.9
|
Submit date:2019/01/17
Resistors
Calibration
Cmos Integrated Circuits
Bipolar Transistors
Temperature Sensors
First-batch-only Calibration Parameters
Batch-to-batch Inaccuracy
Piecewise Bjt Process
Compensation Property
Base Recombination Current
Base-emitter Voltage
Cmos Temperature Sensor
Process Compensated Bjt
Intra-die Variation
Spread Compensation Property
On-chip Resistors
Inter-die Variation
Current 3
0 Mua
Voltage 1
2 v
Temperature-40 Degc To 125 Degc
Size 0
036 Mm
0.45-V 5.4-nW switched-capacitor bandgap reference with intermittent operation and improved supply immunity
Journal article
Luo, Z., Lu, Y., Martins, R. P.. 0.45-V 5.4-nW switched-capacitor bandgap reference with intermittent operation and improved supply immunity[J]. Electronics Letters, 2018, 1154-1156.
Authors:
Luo, Z.
;
Lu, Y.
;
Martins, R. P.
Favorite
|
IF:
0.7
/
0.9
|
Submit date:2022/01/25
Charge Pump Circuits
Cmos Integrated Circuits
Low-power Electronics
Reference Circuits
Sample And Hold Circuits
Switched Capacitor Networks
Voltage Multipliers
Micro-NMR on CMOS for biomolecular sensing
Book chapter
出自: CMOS Circuits for Biological Sensing and Processing Systems:Springer International Publishing, 2018, 页码:101-132
Authors:
Ka-Meng Lei
;
Nan Sun
;
Pui-In Mak
;
Rui Paulo Martins
;
Donhee Ham
Favorite
|
TC[Scopus]:
5
|
Submit date:2019/03/11
Nuclear Magnetic Resonance (Nmr)
Radio-frequency (Rf) Integrated Circuits
Cmos
Biomolecular Sensing
Sample Management
B-field Calibration
0.058 mm(2) 13 Gbit/s inductorless analogue equaliser with low-frequency equalisation compensating 15 dB channel loss
Journal article
Balachandran, Arya, Chen, Yong, Choi, Pilsoon, Boon, Chirn Chye. 0.058 mm(2) 13 Gbit/s inductorless analogue equaliser with low-frequency equalisation compensating 15 dB channel loss[J]. ELECTRONICS LETTERS, 2018, 54(2).
Authors:
Balachandran, Arya
;
Chen, Yong
;
Choi, Pilsoon
;
Boon, Chirn Chye
Favorite
|
TC[WOS]:
6
TC[Scopus]:
9
IF:
0.7
/
0.9
|
Submit date:2018/10/30
Equalisers
Circuit Feedback
Analogue Circuits
Random Sequences
Binary Sequences
Cmos Analogue Integrated Circuits
Inductorless Analogue Equaliser
Low-frequency Equalisation Compensation
Lfeq
Low-frequency Channel Loss
Active Feedback Topology
Negative Capacitance Circuit
Data Jitter
Pseudorandom Binary Sequence
Cmos Technology
Loss 15 Db
Bit Rate 13 gBit
s
Size 65 Nm
Voltage 1
2 v
A sub-1V 78-nA bandgap reference with curvature compensation
Journal article
Ziyang Luo, Yan Lu, Mo Huang, Junmin Jiang, Sai-Weng Sin, Seng-Pan U, Rui P. Martins. A sub-1V 78-nA bandgap reference with curvature compensation[J]. MICROELECTRONICS JOURNAL, 2017, 63, 35-40.
Authors:
Ziyang Luo
;
Yan Lu
;
Mo Huang
;
Junmin Jiang
;
Sai-Weng Sin
; et al.
Favorite
|
TC[WOS]:
16
TC[Scopus]:
17
IF:
1.9
/
1.7
|
Submit date:2018/10/30
Bandgap Reference
Cmos Analog Integrated Circuits
Internet-of-things (Iot)
Ultra-low Power
Curvature Compensation
Temperature Coefficient
20.5 A dual-symmetrical-output switched-capacitor converter with dynamic power cells and minimized cross regulation for application processors in 28nm CMOS
Conference paper
Jiang, J., Lu, Y., Ki, W.-H., U, S.-P., Martins, R. P.. 20.5 A dual-symmetrical-output switched-capacitor converter with dynamic power cells and minimized cross regulation for application processors in 28nm CMOS[C], 2017.
Authors:
Jiang, J.
;
Lu, Y.
;
Ki, W.-H.
;
U, S.-P.
;
Martins, R. P.
Favorite
|
|
Submit date:2022/01/24
voltage-controlled oscillators
CMOS integrated circuits
low-power electronics
microprocessor chips
multiprocessing systems
power convertors
switched capacitor networks