×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [3]
Faculty of Scien... [3]
Authors
ZHU YAN [3]
RUI PAULO DA SIL... [2]
CHAN CHI HANG [2]
U SENG PAN [1]
Document Type
Journal article [3]
Conference paper [1]
Date Issued
2022 [1]
2020 [1]
2019 [1]
2018 [1]
Language
英語English [4]
Source Publication
IEEE JOURNAL OF ... [2]
2020 IEEE Intern... [1]
IEEE Transaction... [1]
Indexed By
SCIE [3]
CPCI-S [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-4 of 4
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
An Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Code-Counter-Based Offset Calibration
Journal article
Zhang, Hongshuai, Zhu, Yan, Chan, Chi Hang, Martins, Rui P.. An Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Code-Counter-Based Offset Calibration[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57(5), 1480-1491.
Authors:
Zhang, Hongshuai
;
Zhu, Yan
;
Chan, Chi Hang
;
Martins, Rui P.
Favorite
|
TC[WOS]:
8
TC[Scopus]:
10
IF:
4.6
/
5.6
|
Submit date:2022/05/13
Amplifier Linearity Enhancement
Analog-to-digital Converter (Adc)
Background Offset Calibration
Digital Reconstruction Filter
Dwa
Energy And Area Efficient
Inherent Gain Error Tolerant
Inter-stage Gain Error
Noise Shaping (Ns)
Oversampling
Partial Interleaving
Pipelined Successive Approximation (Sar)
Quantization Leakage Error
A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial- Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration
Conference paper
Song, Y., Zhu, Y., Chan, C. H., Martins, R. P.. A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial- Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration[C], 2020.
Authors:
Song, Y.
;
Zhu, Y.
;
Chan, C. H.
;
Martins, R. P.
Favorite
|
|
Submit date:2022/01/25
analogue-digital conversion
calibration
CMOS digital integrated circuits
digital-analogue conversion
low-power electronics
preamplifiers
background inter-stage offset calibration
noise-shaping SAR hybrid architecture
NS-SAR
SNDR
power-hungry preamplifiers
low-noise targets
Schreier FoM
0-1 MASH SDM
pipeline-SAR structure
single-channel ADC
power-hungry residue amplifier
ADC power
area-hungry bit weight calibration
dynamic amplifier
pipeline operation
power efficiency
partial interleaving structu
Background Offset Calibration for Comparator Based on Temperature Drift Profile
Journal article
Li,Xiaochao, Chan,Chi Hang, Zhang,Qi, Zhu,Yan, Martins,R. P.. Background Offset Calibration for Comparator Based on Temperature Drift Profile[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66(10), 1648-1652.
Authors:
Li,Xiaochao
;
Chan,Chi Hang
;
Zhang,Qi
;
Zhu,Yan
;
Martins,R. P.
Favorite
|
TC[WOS]:
4
TC[Scopus]:
7
IF:
4.0
/
3.7
|
Submit date:2021/03/09
Background Self-calibration
Offset Drift
Preamplifier Comparator
A Two-Way Interleaved 7-b 2.4-GS/s 1-Then-2 b/Cycle SAR ADC With Background Offset Calibration
Journal article
Chan, Chi-Hang, Zhu, Yan, Zhang, Wai-Hong, Seng-Pan, U., Martins, Rui Paulo. A Two-Way Interleaved 7-b 2.4-GS/s 1-Then-2 b/Cycle SAR ADC With Background Offset Calibration[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53(3), 850-860.
Authors:
Chan, Chi-Hang
;
Zhu, Yan
;
Zhang, Wai-Hong
;
Seng-Pan, U.
;
Martins, Rui Paulo
Favorite
|
TC[WOS]:
60
TC[Scopus]:
66
IF:
4.6
/
5.6
|
Submit date:2018/10/30
1-then-2 B/cycle Sar Adc
Analog-to-digital Conversion
Background Offset Calibration
Multi-bit/cycle Sar Adc
Time Interleaving