×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [3]
THE STATE KEY LA... [2]
Faculty of Scien... [1]
Authors
CHEN YONG [2]
U SENG PAN [1]
SIN SAI WENG [1]
CHAN CHI HANG [1]
Document Type
Journal article [2]
Conference paper [1]
Date Issued
2022 [1]
2021 [1]
2011 [1]
Language
英語English [3]
Source Publication
2011 Proceedings... [1]
Electronics (Swi... [1]
IEEE Access [1]
Indexed By
SCIE [2]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-3 of 3
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Journal Impact Factor Ascending
Journal Impact Factor Descending
Issue Date Ascending
Issue Date Descending
Submit date Ascending
Submit date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 12-Bit 50 MS/s Split-CDAC-Based SAR ADC Integrating Input Programmable Gain Amplifier and Reference Voltage Buffer
Journal article
Xu, Zhuofan, Hu, Biao, Wu, Tianxiang, Yao, Yuting, Chen, Yong, Ren, Junyan, Ma, Shunli. A 12-Bit 50 MS/s Split-CDAC-Based SAR ADC Integrating Input Programmable Gain Amplifier and Reference Voltage Buffer[J]. Electronics (Switzerland), 2022, 11(12).
Authors:
Xu, Zhuofan
;
Hu, Biao
;
Wu, Tianxiang
;
Yao, Yuting
;
Chen, Yong
; et al.
Favorite
|
TC[WOS]:
7
TC[Scopus]:
10
IF:
2.6
/
2.6
|
Submit date:2022/08/02
Split Cdac
Asynchronous Sar Adc
Input Pga
Rv-buffer
A 6.94-fJ/Conversion-Step 12-bit 100-MS/s Asynchronous SAR ADC Exploiting Split-CDAC in 65-nm CMOS
Journal article
Li, Manxin, Yao, Yuting, Hu, Biao, Wei, Jipeng, Chen, Yong, Ma, Shunli, Ye, Fan, Ren, Junyan. A 6.94-fJ/Conversion-Step 12-bit 100-MS/s Asynchronous SAR ADC Exploiting Split-CDAC in 65-nm CMOS[J]. IEEE Access, 2021, 9, 77545-77554.
Authors:
Li, Manxin
;
Yao, Yuting
;
Hu, Biao
;
Wei, Jipeng
;
Chen, Yong
; et al.
Favorite
|
TC[WOS]:
12
TC[Scopus]:
18
IF:
3.4
/
3.7
|
Submit date:2021/10/28
Successive Approximation Register (Sar) Analog-to-digital Converter (Adc)
Cmos
Splitcdac
Customized Unit Capacitor
Asynchronous Logic
Figure-of-merit (Fom)
A 4.8-bit ENOB 5-bit 500MS/s binary-search ADC with minimized number of comparators
Conference paper
Wong S.-S., Chio U.-F., Chan C.-H., Choi H.-L., Sin S.-W., Seng-Pan U., Martins R.P.. A 4.8-bit ENOB 5-bit 500MS/s binary-search ADC with minimized number of comparators[C], 2011, 73-76.
Authors:
Wong S.-S.
;
Chio U.-F.
;
Chan C.-H.
;
Choi H.-L.
;
Sin S.-W.
; et al.
Favorite
|
TC[Scopus]:
22
|
Submit date:2019/02/11
Analog-to-digital Converter (Adc)
Asynchronous Binary-search Adc
Flash Adc
Sar Adc