×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
THE STATE KEY LA... [2]
INSTITUTE OF MIC... [2]
Faculty of Scien... [2]
Authors
RUI PAULO DA SIL... [2]
MAK PUI IN [2]
YIN JUN [2]
Document Type
Journal article [3]
Date Issued
2022 [2]
Language
英語English [3]
Source Publication
IEEE Transaction... [2]
IEEE TRANSACTION... [1]
Indexed By
SCIE [2]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-3 of 3
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
Mismatch Analysis of DTCs With an Improved BIST-TDC in 28-nm CMOS
Journal article
Chen, Peng, Yin, Jun, Zhang, Feifei, Mak, Pui In, Martins, Rui P., Staszewski, Robert Bogdan. Mismatch Analysis of DTCs With an Improved BIST-TDC in 28-nm CMOS[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69(1), 196-206.
Authors:
Chen, Peng
;
Yin, Jun
;
Zhang, Feifei
;
Mak, Pui In
;
Martins, Rui P.
; et al.
Favorite
|
TC[WOS]:
5
TC[Scopus]:
7
IF:
5.2
/
4.5
|
Submit date:2021/09/20
All-digital Pll (adPll)
Build-in Self-test (Bist)
Digital-to-time Converter (Dtc)
Fractional Spur
Jitter
Mismatch
Noise Shaping
Phase/frequency Detector (Pfd)
Phase Frequency Detectors
Self Calibration
Time-to-digital Converter (Tdc).
A 529-μW Fractional-N All-Digital PLL Using TDC Gain Auto-Calibration and an Inverse-Class-F DCO in 65-nm CMOS
Journal article
Chen, Peng, Meng, Xi, Yin, Jun, Mak, Pui In, Martins, Rui P., Staszewski, Robert Bogdan. A 529-μW Fractional-N All-Digital PLL Using TDC Gain Auto-Calibration and an Inverse-Class-F DCO in 65-nm CMOS[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69(1), 51-63.
Authors:
Chen, Peng
;
Meng, Xi
;
Yin, Jun
;
Mak, Pui In
;
Martins, Rui P.
; et al.
Favorite
|
TC[WOS]:
16
TC[Scopus]:
15
IF:
5.2
/
4.5
|
Submit date:2021/09/20
Adpll
Bluetooth Le (bLe)
Dco
Fractionaln Pll
Phase Noise (Pn)
Tdc
Dtc
Inverse-class-f
Low Power
The Iot
529-μW Fractional-N All-Digital PLL Using TDC Gain Auto-Calibration and an Inverse-Class-F DCO in 65-nm CMOS
Journal article
Chen, P., Meng, X., Yin, J., Mak, P. I., Martins, R. P., Staszewski, R. B.. 529-μW Fractional-N All-Digital PLL Using TDC Gain Auto-Calibration and an Inverse-Class-F DCO in 65-nm CMOS[J]. IEEE Transactions on Circuits and Systems I: Regular Papers.
Authors:
Chen, P.
;
Meng, X.
;
Yin, J.
;
Mak, P. I.
;
Martins, R. P.
; et al.
Favorite
|
IF:
5.2
/
4.5
|
Submit date:2022/01/25
ADPLL
Bluetooth LE (BLE)
DCO
fractionalN PLL
phase noise (PN)
TDC
DTC
inverse-class-F
low power
the IoT