English | 繁體

Search in the results

UM

Browse/Search Results:  1-4 of 4 Help

Selected(0)Clear Items/Page:    Sort:
A Series-LC-Assisted Oscillator Achieving -140.2dBc/Hz Phase Noise and 187.5dBc/Hz FoM at 10MHz Offset From 10.7GHz Journal article
Zhan, Xiangxun, Yin, Jun, Martins, Rui P., Mak, Pui In. A Series-LC-Assisted Oscillator Achieving -140.2dBc/Hz Phase Noise and 187.5dBc/Hz FoM at 10MHz Offset From 10.7GHz[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2025, 72(2), 389 - 393.
Authors:  Zhan, Xiangxun;  Yin, Jun;  Martins, Rui P.;  Mak, Pui In
Favorite | TC[WOS]:0 TC[Scopus]:0  IF:4.0/3.7 | Submit date：2025/01/13
Phase Noise (Pn)  Figure Of Merit (Fom)  Series Lc  Oscillator  Frequency Tuning Range (Ftr)  
Analysis and Design of a Type-II Reference-Sampling PLL Using Gain-Boosting Phase Detector With Sampling Capacitor Reduction Journal article
Xu, Tailong, Li, Haoran, Meng, Xi, Zhan, Xiangxun, Peng, Yatao, Yin, Jun, Yang, Shiheng, Fan, Chao, Huang, Zhixiang, Martins, Rui P., Mak, Pui In. Analysis and Design of a Type-II Reference-Sampling PLL Using Gain-Boosting Phase Detector With Sampling Capacitor Reduction[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2025.
Authors:  Xu, Tailong;  Li, Haoran;  Meng, Xi;  Zhan, Xiangxun;  Peng, Yatao; et al.
Favorite | TC[Scopus]:0  IF:4.0/3.7 | Submit date：2025/01/22
Gain-boosting Phase Detector  Jitter  Phase Noise  Phase-locked Loop  Reference Spur  Reference-sampling  
A 54.6-65.1 GHz Multi-Path-Synchronized 16-Core Oscillator Achieving -131.4 dBc/Hz PN and 195.8 dBc/Hz FoMT at 10 MHz Offset in 65nm CMOS Conference paper
Zhan, Xiangxun, Yin, Jun, Martins, Rui P., Mak, Pui In. A 54.6-65.1 GHz Multi-Path-Synchronized 16-Core Oscillator Achieving -131.4 dBc/Hz PN and 195.8 dBc/Hz FoMT at 10 MHz Offset in 65nm CMOS[C]:IEEE Computer Society, 2024, 321-324.
Authors:  Zhan, Xiangxun;  Yin, Jun;  Martins, Rui P.;  Mak, Pui In
Favorite | TC[WOS]:0 TC[Scopus]:0 | Submit date：2024/12/05
Figure Of Merit (Fom)  Millimeter Wave  Multiple Cores  Oscillator  Phase Noise (Pn)  Pn Penalty  
8.2 A 22.4-to-26.8GHz Dual-Path-Synchronized Quad-Core Oscillator Achieving -138dBc/Hz PN and 193.3dBc/Hz FoM at 10MHz Offset from 25.8GHz Conference paper
Xiangxun Zhan, Jun Yin, Pui-In Mak, Rui P. Martins. 8.2 A 22.4-to-26.8GHz Dual-Path-Synchronized Quad-Core Oscillator Achieving -138dBc/Hz PN and 193.3dBc/Hz FoM at 10MHz Offset from 25.8GHz[C]:Institute of Electrical and Electronics Engineers Inc., 2023, 148-150.
Authors:  Xiangxun Zhan;  Jun Yin;  Pui-In Mak;  Rui P. Martins
Favorite | TC[Scopus]:6 | Submit date：2023/08/03