×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
Faculty of Scien... [4]
THE STATE KEY LA... [3]
INSTITUTE OF MIC... [3]
Authors
RUI PAULO DA SIL... [4]
MAK PUI IN [4]
U SENG PAN [4]
Document Type
Conference paper [4]
Date Issued
2007 [1]
2005 [1]
2004 [1]
2003 [1]
Language
英語English [4]
Source Publication
IEEE Vehicular T... [1]
Midwest Symposiu... [1]
Proc. IEEE/IEE R... [1]
Proceedings - IE... [1]
Indexed By
CPCI-S [3]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-4 of 4
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A highly-linear successive-approximation front-end digitizer with built-in sample-and-hold function for pipeline/two-step ADC
Conference paper
Weng-Ieng Mok, Pui-In Mak, U Seng-Pan, R.P. Martins. A highly-linear successive-approximation front-end digitizer with built-in sample-and-hold function for pipeline/two-step ADC[C], 2007, 1947-1950.
Authors:
Weng-Ieng Mok
;
Pui-In Mak
;
U Seng-Pan
;
R.P. Martins
Favorite
|
TC[WOS]:
1
TC[Scopus]:
3
|
Submit date:2019/02/11
On-Chip Unsteady Reference Voltage Compensation Techniques for Very-High-Speed Pipelined ADC
Conference paper
Weng-Ieng Mok, Pui-In Mak, Seng-Pan U, R. P. Martins. On-Chip Unsteady Reference Voltage Compensation Techniques for Very-High-Speed Pipelined ADC[C], 2005, 276-280.
Authors:
Weng-Ieng Mok
;
Pui-In Mak
;
Seng-Pan U
;
R. P. Martins
Favorite
|
|
Submit date:2019/02/28
High-speed
Pipelined Analog-to-digital Converter
Reference Voltage
Voltage Buffer
Modeling of noise sources in reference voltage generator for very-high-speed pipelined ADC
Conference paper
Weng-Ieng Mok, Pui-In Mak, Seng-Pan U, R.P. Martins. Modeling of noise sources in reference voltage generator for very-high-speed pipelined ADC[C], 2004, 5-8.
Authors:
Weng-Ieng Mok
;
Pui-In Mak
;
Seng-Pan U
;
R.P. Martins
Favorite
|
TC[WOS]:
2
TC[Scopus]:
5
|
Submit date:2019/02/11
I/Q imbalance modeling of quadrature wireless transceiver analog front-ends in SIMULINK
Conference paper
Pui-In Mak, Weng-Ieng Mok, Seng-Pan U, R.P. Martins. I/Q imbalance modeling of quadrature wireless transceiver analog front-ends in SIMULINK[C], 2003, 2371-2374.
Authors:
Pui-In Mak
;
Weng-Ieng Mok
;
Seng-Pan U
;
R.P. Martins
Favorite
|
TC[WOS]:
0
TC[Scopus]:
3
|
Submit date:2019/02/11
Analog Front-end
Analog-double Quadrature Sampling
I/q Imbalance
Image-rejection
Quadrature Transceiver