×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF APP... [1]
Authors
LAI SHEN [1]
Document Type
Journal article [1]
Date Issued
2023 [1]
Language
英語English [1]
Source Publication
Nano Letters [1]
Indexed By
SCIE [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-1 of 1
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Dual-Gate All-Electrical Valleytronic Transistors
Journal article
Lai, Shen, Zhang, Zhaowei, Wang, Naizhou, Rasmita, Abdullah, Deng, Ya, Liu, Zheng, Gao, Wei Bo. Dual-Gate All-Electrical Valleytronic Transistors[J]. Nano Letters, 2023, 23(1), 192-197.
Authors:
Lai, Shen
;
Zhang, Zhaowei
;
Wang, Naizhou
;
Rasmita, Abdullah
;
Deng, Ya
; et al.
Favorite
|
TC[WOS]:
10
TC[Scopus]:
10
IF:
9.6
/
10.1
|
Submit date：2023/02/08
"valley On-off" Ratios
All-electrical
Valley Degree Of Freedom
Valleytronic Transistor
