UM

Browse/Search Results:  1-2 of 2 Help

Selected(0)Clear Items/Page:    Sort:
A 36-Gb/s 1.3-mW/Gb/s Duobinary-Signal Transmitter Exploiting Power-Efficient Cross-Quadrature Clocking Multiplexers with Maximized Timing Margin Journal article
Chen, Y., Mak, P. I., Boon, C.C., Martins, R. P.. A 36-Gb/s 1.3-mW/Gb/s Duobinary-Signal Transmitter Exploiting Power-Efficient Cross-Quadrature Clocking Multiplexers with Maximized Timing Margin[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 3014-3026.
Authors:  ; et al.
Favorite |   IF:5.2/4.5 | Submit date:2022/01/25
Bandwidth (BW)  cross-quadrature clocking  data- dependent jitter (DDJ)  duobinary  multi-level signaling  CMOS  multiplexer (MUX)  figure-of-merit (FOM)  timing margin  latch  D-type flip-flop (DFF)  selector  
Data mining model in analyzing Portuguese studies as the second language acquisition Conference paper
Chao S., Wong F., Martins C.C.. Data mining model in analyzing Portuguese studies as the second language acquisition[C], 2010, 427-432.
Authors:  Chao S.;  Wong F.;  Martins C.C.
Favorite | TC[Scopus]:1 | Submit date:2018/12/24
Data Mining  Decision Trees  Natural Language Processing (Nlp)  Second Language Acquisition (Sla)