English | 繁體

Search in the results

UM

Browse/Search Results:  1-2 of 2 Help

Selected(0)Clear Items/Page:    Sort:
A 1.6GS/s 12.2mW 7/8-way Split Time-Interleaved SAR ADC achieving 54.2-dB SNDR with Digital Background Timing Mismatch Calibration Journal article
Guo, M., Mao, J., Sin,SS. W., Wei, H., Martins, R. P.. A 1.6GS/s 12.2mW 7/8-way Split Time-Interleaved SAR ADC achieving 54.2-dB SNDR with Digital Background Timing Mismatch Calibration[J]. IEEE Journal of Solid-State Circuits, 2020, 693-705.
Authors:  Guo, M.;  Mao, J.;  Sin,SS. W.;  Wei, H.;  Martins, R. P.
Favorite |  | Submit date：2022/01/25
Calibration  Timing  Clocks  Impedance  Signal To Noise Ratio  Channel Estimation  Jitter  
PDF solution of stochastic oscillators with even nonlinearity and parametric excitation in velocity Conference paper
Guo, SS, Er, GK, Iu, VP. PDF solution of stochastic oscillators with even nonlinearity and parametric excitation in velocity[C], 2012.
Authors:  Guo, SS;  Er, GK;  Iu, VP
Favorite | TC[WOS]:0  | Submit date：2019/05/29