×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [3]
Faculty of Scien... [3]
THE STATE KEY LA... [1]
Authors
RUI PAULO DA SIL... [2]
MAK PUI IN [1]
U SENG PAN [1]
SIN SAI WENG [1]
LAW MAN KAY [1]
ZHU YAN [1]
More...
Document Type
Conference paper [3]
Date Issued
2013 [3]
Language
英語English [3]
Source Publication
2013 IEEE Asian ... [3]
Indexed By
CPCI-S [3]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-3 of 3
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
A 10.4-ENOB 120MS/s SAR ADC with DAC linearity calibration in 90nm CMOS
Conference paper
Yan Zhu, Chi-Hang Chan, Seng-Pan U, R.P.Martins. A 10.4-ENOB 120MS/s SAR ADC with DAC linearity calibration in 90nm CMOS[C]:IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA, 2013, 69-72.
Authors:
Yan Zhu
;
Chi-Hang Chan
;
Seng-Pan U
;
R.P.Martins
Favorite
|
TC[WOS]:
15
TC[Scopus]:
18
|
Submit date:2019/02/11
A 13-bit 60MS/s split pipelined ADC with background gain and mismatch error calibration
Conference paper
Li Ding, Wenlan Wu, Sai-Weng Sin, Seng-Pan U, R.P.Martins. A 13-bit 60MS/s split pipelined ADC with background gain and mismatch error calibration[C]:IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA, 2013, 77-80.
Authors:
Li Ding
;
Wenlan Wu
;
Sai-Weng Sin
;
Seng-Pan U
;
R.P.Martins
Favorite
|
TC[WOS]:
3
TC[Scopus]:
3
|
Submit date:2019/02/11
A 0.127-mm2, 5.6-mW, 5th-order SC LPF with +23.5-dBm IIP3 and 1.5-to-15-MHz clock-defined bandwidth in 65-nm CMOS
Conference paper
Yaohua Zhao, Pui-In Mak, Man-Kay Law, Rui P. Martins. A 0.127-mm2, 5.6-mW, 5th-order SC LPF with +23.5-dBm IIP3 and 1.5-to-15-MHz clock-defined bandwidth in 65-nm CMOS[C], 2013, 361-364.
Authors:
Yaohua Zhao
;
Pui-In Mak
;
Man-Kay Law
;
Rui P. Martins
Favorite
|
TC[WOS]:
7
TC[Scopus]:
6
|
Submit date:2019/02/11
Bandwidth
Cmos
Linearity
Lowpass Filter (Lpf)
Operational Transconductance Amplifier (Ota)
Software-defined Radio
Switched Capacitor (Sc)