UM  > Faculty of Science and Technology
Residential Collegefalse
Status已發表Published
Design of a Low-Power Low-Noise Bio-Potential Readout Front-End in CMOS
Chon-Teng Ma; Pui-In Mak; Mang-I Vai; Peng-Un Mak; Sio-Hang Pun; R. P. Martins
2008-07
Conference NameProceedings of the Regional Inter-University Graduate Conference on Electrical Engineering – RIUGCEE 2008
Source Publicationthe 2008 Regional Inter-University Graduate Conference on Electrical Engineering (RIUGCEE 2008)
Conference Date2008
Conference PlaceXian, China
Abstract

In modern clinical applications, Electroencephalogram (EEG), Electrocardiogram (ECG), and Electromyogram (EMG) waves are normally recorded by massive and powerhungry instruments. In order to enhance the portability of biopotential signal measurements, in this paper, we describe the design and implementation of a low-power and low-noise biopotential signal readout front-end (RFE). Designed in 90-nm CMOS with thick-oxide transistors, the RFE consists of an instrumentation amplifier (IA) with both chopper and ACcoupling techniques for: dc-offset removals; filtering the transistors' flicker noise and boosting the CMRR. Following the IA there is a spike filter, which is clocked accurately to suppress the chopping spikes. The final stage is a gain-bandwidthcontrollable amplifier, which further boosts the gain and enables different bio-potential signal measurements through simple digital controls. Simulation results showed that the RFE can successfully eliminate the differential electrode offset up to ±50 mV, while achieving 140-dB CMRR and 60.2-nV/√Hz input-referred noise spectral density. The entire RFE consumes 16.55 µA from a single 3-V supply.

KeywordBio-potential Readout Front-end Chopping Stabilization Instrumentation Amplifier Spike Tracking Clock
URLView the original
Language英語English
Document TypeConference paper
CollectionFaculty of Science and Technology
INSTITUTE OF MICROELECTRONICS
DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING
AffiliationDepartment of Electrical and Electronics Engineering, FST, University of Macau, Macao, China
First Author AffilicationUniversity of Macau
Recommended Citation
GB/T 7714
Chon-Teng Ma,Pui-In Mak,Mang-I Vai,et al. Design of a Low-Power Low-Noise Bio-Potential Readout Front-End in CMOS[C], 2008.
APA Chon-Teng Ma., Pui-In Mak., Mang-I Vai., Peng-Un Mak., Sio-Hang Pun., & R. P. Martins (2008). Design of a Low-Power Low-Noise Bio-Potential Readout Front-End in CMOS. the 2008 Regional Inter-University Graduate Conference on Electrical Engineering (RIUGCEE 2008).
Files in This Item:
There are no files associated with this item.
Related Services
Recommend this item
Bookmark
Usage statistics
Export to Endnote
Google Scholar
Similar articles in Google Scholar
[Chon-Teng Ma]'s Articles
[Pui-In Mak]'s Articles
[Mang-I Vai]'s Articles
Baidu academic
Similar articles in Baidu academic
[Chon-Teng Ma]'s Articles
[Pui-In Mak]'s Articles
[Mang-I Vai]'s Articles
Bing Scholar
Similar articles in Bing Scholar
[Chon-Teng Ma]'s Articles
[Pui-In Mak]'s Articles
[Mang-I Vai]'s Articles
Terms of Use
No data!
Social Bookmark/Share
All comments (0)
No comment.
 

Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.