| Residential College | false |
| Status | 已發表Published |
| “An FPGA-Based Energy-Efficient Reconfigurable Depthwise Separable Convolution Accelerator for Image Recognition,” 2022 International Symposium on Integrated Circuits and Systems (ISICAS), Bordeaux, F | |
Lei Xuan ; Ka-Fai Un  ; Chi-Seng Lam; Rui P. Martins
| |
| 2022-10 | |
| Size of Audience | 30 |
| Type of Speaker | Paper Presentation |
| Document Type | Presentation |
| Collection | INSTITUTE OF MICROELECTRONICS DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING |
| Corresponding Author | Ka-Fai Un; Chi-Seng Lam |
| Affiliation | University of Macau |
| First Author Affilication | University of Macau |
| Recommended Citation GB/T 7714 | Lei Xuan,Ka-Fai Un,Chi-Seng Lam,et al. “An FPGA-Based Energy-Efficient Reconfigurable Depthwise Separable Convolution Accelerator for Image Recognition,” 2022 International Symposium on Integrated Circuits and Systems (ISICAS), Bordeaux, F |
| Files in This Item: | There are no files associated with this item. | |||||
Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Edit Comment