

US009444431B2

(12) United States Patent

Mak et al.

(54) ULTRA-LOW-VOLTAGE CURRENT-REUSE **VOLTAGE-CONTROLLED OSCILLATOR** AND TRANSCONDUCTANCE-CAPACITOR FILTER

- (71) Applicant: University of Macau, Macau (CN)
- Inventors: Pui-In Mak, Macau (CN); Zhicheng (72)Lin, Macau (CN); Rui Paulo da Silva Martins, Macau (CN)
- Assignee: UNIVERSITY OF MACAU, Macau (73)(CN)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- Appl. No.: 14/989,040 (21)
- Filed: (22)Jan. 6, 2016

(65)**Prior Publication Data**

US 2016/0233848 A1 Aug. 11, 2016

Related U.S. Application Data

- (60) Provisional application No. 62/112,363, filed on Feb. 5, 2015.
- (51) Int. Cl.

H03K 5/00	(2006.01)
H03B 5/12	(2006.01)
H03H 11/04	(2006.01)

(52) U.S. Cl. CPC H03H 11/0472 (2013.01); H03B 5/1246 (2013.01); H03B 5/1237 (2013.01); H03B 2202/06 (2013.01); H03H 2011/0483

(58) Field of Classification Search

CPC H03H 11/0472; H03H 11/0483; H03B 5/1246; H03B 5/1237; H03B 5/124; H03B 2202/00; H03B 2202/02; H03B 2202/05; H03B 2205/06

US 9,444,431 B2 (10) Patent No.: (45) Date of Patent:

Sep. 13, 2016

USPC 327/551-559, 147-160; 331/36 C, 36 R, 331/45, 107 R-109, 117 FE See application file for complete search history.

References Cited (56)

U.S. PATENT DOCUMENTS

7,961,067	B2 *	6/2011	Chiba	G01R 33/3804
8,031,019	B2 *	10/2011	Chawla	324/318 H03B 5/1228
				331/117 FE

(Continued)

OTHER PUBLICATIONS

Z. Lin, P.-I. Mak and R. P. Martins, "A 0.5V 1.15mW 0.2mm2 Sub-GHz ZigBee Receiver Supporting 4331860/915/960MHz ISM Bands with Zero External Components," ISSCC Dig. Tech. Papers, pp. 164-165, Feb. 2014.

(Continued)

Primary Examiner — Dinh T Le (74) Attorney, Agent, or Firm - Bacon & Thomas, PLLC

(57)ABSTRACT

According to one aspect of the present disclosure, an ultralow voltage current reused voltage-controlled oscillator and transconductance-capacitor filter is provided. The circuit includes a voltage-controlled oscillator stacked atop a transconductance-capacitor filter. The voltage-controlled oscillator includes a node one, a node two, a node three, a node four, an inductance, a variable capacitor, a first switched element, a second switched element, a third switched element, and a fourth switched element. The transconductance-capacitor filter includes a first resistor, a second resistor, a fifth switched element, a sixth switched element, a seventh switched element, and an eighth switched element.

5 Claims, 23 Drawing Sheets



(2013.01)

(56) References Cited

U.S. PATENT DOCUMENTS

8,829,966 B2* 9/2014 Chang H03B 19/14

9,306,540 B2 * 4/2016 Lin H03H 11/1213

OTHER PUBLICATIONS

Z. Lin, P.-I. Mak and R. P. Martins, "A 1.7mW 0.22mm2 2.4GHz ZigBee RX Exploiting a Current-Reuse Blixer + Hybrid Filter Topology in 65nm CMOS," ISSCC Dig. Tech. Papers, pp. 448-449, Feb. 2013.

F. Lin, P.-I. Mak and R. P. Martins, "An RF-to-BB Current-Reuse Wideband Receiver with Parallel N-Path Active/Passive Mixers and a Single-MOS Pole-Zero LPF," ISSCC Dig. Tech. Papers, paper 3.9, Feb. 2014.

F. Zhang, K. Wang, J. Koo, Y. Miyahara and B. Otis, "A 1.6mW 300mV Supply 2.4 GHz Receiver with -94 dBm Sensitivity for Energy-Harvesting Applications," ISSCC Dig. Tech. Papers, pp. 456-457, Feb. 2013.

A. Ghaffari, E. Klumperink, M. Soer and B. Nauta, "Tunable High-Q N-Path Band-Pass Filters: Modeling and Verification," IEEE J. Solid-State Circuits, vol. 46, pp. 998-1010, May 2011. J. Sinderen, G. Jong, F. Leong, et al., "Wideband UHF ISM-Band

J. Sinderen, G. Jong, F. Leong, et al., "Wideband UHF ISM-Band Transceiver Supporting Multichannel Reception and DSSS Modulation," ISSCC Dig. Tech. Papers, pp. 454-455, Feb. 2013.

M. Tedeschi, A. Liscidini and R. Castello, "Low-Power Quadrature Receiver for ZigBee (IEEE 802.15.4) Applications," IEEE J.Solid-State Circuits, vol. 45, pp. 1710-1719, Sep. 2010.

Z. Lin, P.-I. Mak and R. P. Martins, "Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor Bandpass Filter," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 9, pp. 2560-2568, Sep. 2014.

C. Andrews and A. Molnar, "A Passive Mixer-First Receiver with Digitally Controlled and Widely Tunable RF Interface," IEEE J. of Solid-State Circuits, vol. 45, pp. 2696-2708, Dec. 2010.

C. Andrews and A. Molnar, "Implications of Passive Mixer Transparency for Impedance Matching and Noise Figure in Passive Mixer-First Receivers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, pp. 3092-3103, Dec. 2010.

D. Murphy, H. Darabi, A. Abidi, A. Hafez, A. Mirzaei, M. Mikhemar, and M. Chang, "A Blocker-Tolerant, Noise-Cancelling Receiver Suitable for Wideband Wireless Applications," IEEE J. of Solid-State Circuits, vol. 47, No. 12, pp. 2943-2963, Dec. 2012.

M. Darvishi, R. van der Zee, and B. Nauta, "Design of Active N-Path filters," IEEE J. of Solid-State Circuits, vol. 48, No. 12, pp. 2962-2976, Dec. 2013.

A. Mirzaei, H. Darabi, A. Yazdi, Z. Zhou, E. Chang, and P. Suri, "A 65 nm CMOS Quad-Band SAW-Less Receiver SOC for GSM/ GPRS/EDGE," IEEE J. Solid-State Circuits, vol. 46, No. 4, pp. 950-964, Apr. 2011.

A. Mirzaei, H. Darabi and D. Murphy, "A Low-Power Process-Scalable Superheterodyne Receiver with Integrated High-Q filters," ISSCC Dig. Tech. Papers, pp. 60-61, Feb. 2011.

S. Youssef, R. van der Zee, and B. Nauta, "Active Feedback Technique for RF Channel Selection in Front-End Receivers" IEEE J. Solid-State Circuits, vol. 47, pp. 3130-3144, Dec. 2012. M. Darvishi, R. van der Zee, E. Klumperink, and B. Nauta, "Widely Tunable 4th Order Switched Gm-C Band-Pass Filter Based on N-Path Filters," IEEE J. Solid-State Circuits, vol. 47, No. 12, pp. 3105-3119, Dec. 2012.

M. Soer, E. Klumperink, P. deBoer, F. vanVliet, and B. Nauta, "Unified Frequency Domain Analysis of Switched-Series-RC Passive Mixers and Samplers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, No. 10, pp. 2618-2631, Oct. 2010.

A. Ghaffari, E. Klumperink, M. Soer, and B. Nauta, "Tunable N-Path Notch Filters for Blocker Suppression: Modeling and Verification," IEEE J. Solid-State Circuits, vol. 48, pp. 1370-1382, Jun. 2013.

A. Mirzaei and H. Darabi, "Analysis of Imperfections on Performance of 4-Phase Passive-Mixer-Based High-Q Bandpass Filters in SAWless Receivers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, No. 5, pp. 879-892, May 2011.

A. Mirzaei, H. Darabi, J. Leete et al., "Analysis and Optimization of Direct-Conversion Receivers With 25% Duty-Cycle current-Driven Passive Mixers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, pp. 2353-2366, Sep. 2010.

A. Mirzaei, H. Darabi, H., D. Murphy, "Architectural Evolution ofIntegrated M-Phase High-Q Bandpass Filters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, No. 1, pp. 52-65, Jan. 2012.

Lin, P.-I. Mak and R. P. Martins, "A Sub-GHz Multi-ISM-Band ZigBee Receiver Using Function-Reuse and Gain-Boosted N-Path Techniques for IoT Applications", IEEE Journal of Solid-State Circuits, vol. 49, issue 12, pp. 2990-3004, Dec. 2014.

J. A. Stankovic, "Research Directions for the Internet of Things," IEEE Internet of Things Journal, vol. 1, No. 1, pp. 3-9, Feb. 2014.

A. Zanella, N. Bui, A. Castellani, L. Vangelista and M. Zorzi, "Internet of Things for Smart Cities," IEEE Internet of Things Journal, vol. 1, No. 1, pp. 22-32, Feb. 2014.

A. Wong, M. Dawkins, G. Devita, et. al., "A 1V 5mA Multimode IEEE 802.15.6/Bluetooth Low-Energy WBAN Transceiver for Biotelemetry Applications," ISSCC Dig. Tech. Papers, pp. 300-301, Feb. 2012.

B. W. Cook, A. Bemy, A. Molnar, S. Lanzisera, and K. Pister, "Low-Power, 2.4-GHz Transceiver with Passive RX Front-End and 400-mV Supply," IEEE J. of Solid-State Circuits, vol. 41, pp. 2767-2775, Dec. 2006.

Z. Lin, P.-I. Mak and R. P. Martins, "A 0.14-mm2 1.4-mW 59.4dB-SFDR 2.4GHz ZigBee/WPAN Receiver Exploiting a Split-LNTA+50% LO" Topology in 65-nm CMOS, IEEE Trans. Microw. Theory Techn., vol. 62, No. 7, pp. 1525-1534, Jul. 2014.

J. Han and R. Gharpurey, "Recursive Receiver Down-Converters With Multiband Feedback and Gain-Reuse" IEEE J. of Solid-State Circuits, vol. 43, pp. 1119-1131, Sep. 2008.

F. Zhang, Y. Miyahara and B. Otis, "Design of a 300-mV 2.4-GHz Receiver Using Transformer-Coupled Techniques," IEEE J. of Solid-State Circuits, vol. 48, pp. 3190-3205, Dec. 2013.

Z. Lin, P.-I. Mak and R. P. Martins, "A 2.4-GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse Blixer + Hybrid Filter Toploly in 65-nm CMOS," IEEE J. of Solid-State Circuits, vol. 49, pp. 1333-1344, Jun. 2014.

* cited by examiner



(Prior Art) Fig. 1(b)



Fig. 2



Fig. 3(a)





Fig. 3(c)





Fig. 4(a)-1



Fig. 4(a)-2



Fig. 4(b)



Fig. 5













Common-Mode RF Signal -Q Channel I Channel LO_1 ► V _{B2,I+} V_{B1,I+} Gm :C₀ Ci R_s V_i ►V₀ V_{RF (} :Co C_i: V_{B1,I-} ► V _{B2,I}-Gm o ĹО₃ Fig. 9(a)

Common-Mode RF Signal -----

Differential BB Signal - - - -



Fig. 9(b)















Fig. 13













Fig. 16







60

ULTRA-LOW-VOLTAGE CURRENT-REUSE VOLTAGE-CONTROLLED OSCILLATOR AND TRANSCONDUCTANCE-CAPACITOR FILTER

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a circuit, especially relates to an ultra-low voltage current reused voltage-con- ¹⁰ trolled oscillator and transconductance-capacitor filter.

2. Description of the Prior Art

With the continued maturation of the Internet of Things (IoT), a huge market has been opening up for short-range ultra-low-power (ULP) wireless connectivity. The IoT mar- ¹⁵ ket will be close to hundreds of billion dollars (annually ~16 billions) in 2020. To bring down the hardware cost of such massive inter-connections, sub-GHz ULP wireless products compliant with the existing wireless standard such as the IEEE 802.15.4c/d (ZigBee) will be of great demand, espe- ²⁰ cially for those that can cover all regional ISM bands [e.g., China (433 MHz), Europe (860 MHz), North America (915 MHz) and Japan (960 MHz)]. Together with the obvious goals of small chip area, minimum external components and ultra-low-voltage (ULV) supply (for possible energy har- ²⁵ vesting), the design of such a receiver poses significant challenges.

The tradeoffs among multi-band operation, power, area and noise figure (NF) are described in FIG. **1**. A multi-band receiver [FIG. **1**(*a*)] can be resorted from multiple low-noise ³⁰ amplifier (LNAs) with shared I/Q mixers and baseband (BB) lowpass filters (LPFs). As such, each LNA and its input matching network can be specifically optimized for one band using passive-LC resonators, improving the NF, selectivity and gain. Although a single wideband LNA with zero ³⁵ LC components is preferred to reduce the die size [FIG. **1**(*b*)], the NF and power requirements of the LNA are much higher. Moreover, when the output noise of the LNA is wideband, more harmonic-folding noise will be induced by its subsequent mixers (under hard switching). All these facts ⁴⁰ render wideband receivers generally more power hungry than its narrowband counterparts.

In contrast, a wide-range-tunable narrowband RF frontend is of greater potential to realize a multi-band ULP receiver. While sub-GHz passive LC resonators are area 45 hungry, the N-path switched-capacitor (SC) network appears as a prospective alternative to replace them. It behaves as a tunable lossy LC resonator with its center frequency accurately defined by the clock. Inspired by it, present invention introduces a function-reuse RF front-end with signal 50 orthogonality, and a gain-boosted N-path SC network for tunable RF filtering and input impedance matching. External components are avoided, while multi-band operation, stronger RF filtering, smaller physical capacitor size, and lower LO power are concurrently achieved when compared with 55 the traditional designs. Together with a low-voltage currentreuse VCO-filter, the described multi-band receiver exhibits comparable performances with respect to other single-bandoptimized designs.

SUMMARY OF THE INVENTION

According to one aspect of the present disclosure, an ultra-low voltage current reused voltage-controlled oscillator and transconductance-capacitor filter is provided. The 65 circuit includes a voltage-controlled oscillator and a transconductance-capacitor filter. The voltage-controlled 2

oscillator includes a node one, a node two, a node three, a node four, an inductance, a variable capacitor, a first switched element, a second switched element, a third switched element, and a fourth switched element. The inductance is coupled between the node one and the node two. The variable capacitor is coupled between the node one and the node two. Each of the first switched element, the second switched element, the third switched element, and the fourth switched element has a first node, a second node, and a gate node. The gate node of the first switched element is coupled to the first node of the second switched element, and the gate node of the second switched element is coupled to the first node of the first switched element. The gate node of the third switched element is coupled to the first node of the fourth switched element, and the gate node of the fourth switched element is coupled to the first node of the third switched element. The first node of the first switched element and the first node of the third switched element are coupled to the node one, and the first node of the second switched element and the first node of the fourth switched element are coupled to the node two. The second node of the first switched element and the second node of the second switched element are coupled to the node three, and the second node of the third switched element and the second node of the fourth switched element are coupled to the node four. The transconductance-capacitor filter includes a first resistor, a second resistor, a fifth switched element, a sixth switched element, a seventh switched element, and an eighth switched element. Each of the fifth switched element, the sixth switched element, the seventh switched element, and the eighth switched element has a first node, a second node, and a gate node. The first resistor is coupled between the first node and the gate node of the fifth switched element, and second resistor is coupled between the first node and the gate node of the eighth switched element. The gate node of the sixth switched element is coupled to the first node of the seventh switched element, and the gate node of the seventh switched element is coupled to the first node of the sixth switched element. The first node of the fifth switched element and the first node of the sixth switched element are coupled to node three, and the first node of the seventh switched element and the first node of the eighth switched element are coupled to node four.

BRIEF DESCRIPTION OF THE DRAWINGS

The present disclosure can be more fully understood by reading the following detailed description, with reference made to the accompanying drawings as follows:

FIG. 1*a* is a schematic diagram showing a multi-band receiver using multiple LNAs and matching networks for pre-gain and pre-filtering;

FIG. 1*b* is a schematic diagram showing a multi-band receiver using one wideband LNA to save the die area but demanding more power to lower the NF and nonlinearity due to no pre-gain, no pre-filtering and more harmonic-folding noise;

FIG. **2** is a schematic diagram showing a N-path tunable LNA or bandpass filter;

FIG. **3***a* illustrates a schematic diagram showing a singlepath passive mixer;

FIG. **3***b* illustrates a schematic diagram showing a singlepath passive mixer with gain boosting;

FIG. 3c illustrates a schematic diagram showing an N-path passive mixer;

FIG. 3d illustrates the N-path tunable LNA in FIG. 2 being re-arranged as an N-path tunable receiver by taking

25

the BB outputs at VB1-N on top of Ci, like an N-path passive mixer with gain boosting;

FIG. 4a-1 is a diagram showing a timing diagram of LO1;

FIG. **4***a***-2** is a diagram showing a 4-path tunable receiver; FIG. **4***b* is a diagram showing functional view of a 4-path 5

tunable receiver to model the gain response; FIG. **5** is a diagram showing simulated BB gain and RF

gain of the 4-path tunable receiver (FIG. 4a), and the simulated BB gain from the functional view in FIG. 4b;

FIG. 6*a* is a diagram showing the simulated output-noise 10 PSD at the differential BB outputs (VB1,3) due to Rs and 4Gm;

FIG. 6*b* is a diagram showing simulated output-noise PSD at the differential BB outputs (VB1,3);

FIG. **7** is a diagram showing simulated NF of the N-path 15 tunable receiver with the RF output or BB outputs;

FIG. 8*a* is a diagram showing AC-coupled 4-path tunable receiver and its operation for RF signal;

FIG. **8***b* is a diagram showing AC-coupled 4-path tunable receiver and its operation for BB signals;

FIG. **8***c* is a diagram showing AC-coupled 4-path tunable receiver's functional view to model the gain response;

FIG. **9***a* is a diagram showing function-reuse receiver embedding a gain-boosted 4-path SC network and its operation for RF signal;

FIG. **9***b* is a diagram showing function-reuse receiver embedding a gain-boosted 4-path SC network and its operation for BB signals;

FIG. 9*c* is a diagram showing function-reuse receiver embedding a gain-boosted 4-path SC network's functional 30 view to model the gain response, wherein the front-end gain stage 4Gm and its 4-path SC network follow the structure of FIG. 4*b*:

FIG. 10a is a diagram showing simulated BB gain response of the function-reuse receiver and its functional 35 view with a large RF3;

FIG. 10b is a diagram showing simulated BB gain response of the function-reuse receiver and its functional view with a small RF3;

FIG. **11***a* is a diagram showing simulated BB NF of the 40 function-reuse receiver and its functional view with a large RF3;

FIG. 11b is a diagram showing simulated BB NF of the function-reuse receiver and its functional view with a small RF3;

FIG. 12*a* is a diagram showing simulated RF gain responses at V₀ for the three architectures: N-path tunable receiver, AC-coupled N-path tunable receiver and functionreuse receiver with a gain-boosted N-path SC network. The simulation parameters are RL=800 Ω , Rs=50 Ω , 50 gm1=4gm2=4gm3=20.55 mS, Ci=12.5 pF, fs=400 MHz, R_{F1}=5 k Ω , R_{F2}=20 k Ω and R_{F3}=20 k Ω ;

FIG. **12***b* is a diagram showing simulated RF gain responses at V₀ for the two architectures: AC-coupled N-path tunable receiver and function-reuse receiver with a 55 gain-boosted N-path SC network. The simulation parameters are RL=800 Ω), Rs=50 Ω , gm1=4gm2=4gm3=20.55 mS, Ci=12.5 pF, fs=400 MHz, R_{F1}=5 k Ω , R_{F2}=20 k Ω and R_{F3}=150 k Ω ;

FIG. 12*c* is a diagram showing simulated RF NF at V0 for 60 the three architectures: 4-path tunable receiver, AC-coupled 4-path tunable receiver and function-reuse receiver with a gain-boosted 4-path SC network. The simulation parameters are RL=800 Ω , Rs=50 Ω , gm1=4gm2=4gm3=20.55 mS, Ci=12.5 pF, fs=400 MHz, RF1=5 k Ω and RF2=20 k Ω ; 65

FIG. 13 is a schematic diagram showing a low voltage current-reuse VCO filter;

FIG. **14***a* is a diagram showing the measured key performance metrics: Gain, NF, IRR and OB-IIP3;

FIG. **14***b* is a diagram showing the measured key performance metrics: VCO phase noise versus BB signal swing;

FIG. 14*c* is a diagram showing the measured key performance metrics: S11, power and VCO phase @ 3.5-MHz offset;

FIG. 14*d* is a diagram showing the measured key performance metrics: BB complex gain response centered at -2-MHz IF;

FIG. **15***a* is a diagram showing the measured P1 dB versus input offset frequency;

FIG. **15***b* is a diagram showing the measured blocker NF versus input power;

FIG. **16** is a schematic diagram showing an equivalent noise model of the N-path tunable receiver [FIG. 3(d)] for BB output-noise PSD calculation and simulation. N=4 is used. The noise sources gm1 and RF1 from the 4Gm are explicitly shown;

FIG. **17** schematic to model the BB NF of the functionalreuse receiver at VB2.1±; and

FIG. **18***a* is a diagram showing simulated BB NF from the model and functional-reuse receiver with a small RF3;

FIG. 18b is a diagram showing simulated BB NF from the model and functional-reuse receiver with a larger RF3.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Entered into the nanoscale CMOS regime, the transistors feature sufficiently high f_T and low V_T favoring the use of a current-reuse architecture. Moreover, by conveying the signal in the current domain, both the RF bandwidth and linearity can be improved. Our previous work was inspired by those facts; it unifies most RF-to-BB functions in one cell for current-mode signal processing at a typical 1.2-V supply, resulting in a high IIP3 (-6 dBm) at small power (2.7 mW) and area (0.3 mm²). Yet, for power savings, another 0.6-V supply was still required for the rest of the circuitries, complicating the power management. In some work, the 2.4-GHz ULV receiver facilitates single 0.3-V operation of the entire receiver at 1.6 mW for energy harvesting, but the limited voltage headroom and transistor f_T call for bulky inductors and transformers to assist the biasing and tune out the parasitics, penalizing the area (2.5 mm²). Finally, since both of them target only the 2.4-GHz band, a fixed LC network can be employed for input matching and passive pre-gain (save power). This technique is however costly and inflexible for multi-band designs.

The described multi-band receiver is based on a functionreuse RF front-end implemented with a gain-boosted N-path SC network. The cost is low and die area is compact (0.2 mm^2) as on/off-chip inductors and transformers are all avoided except the VCO. The power is squeezed by recycling a set of inverter-based amplifiers for concurrent RF (common mode) and BB (differential mode) amplification, resulting in low-voltage (0.5 V) and low-power (1.15 mW) operation.

Gain-Boosted N-Path SC Networks

The gain-boosted N-path SC network can generate an RF output when it is considered as a LNA or bandpass filter, or BB outputs when it is considered as a receiver (this work). We describe three alternatives to realize and study such a network. With the linear periodically time-variant (LPTV) analysis, the BB signal transfer function (STF) and noise transfer function (NTF) are derived and analyzed. Besides, three intuitive functional views are given to model their gain responses.

A. N-Path Tunable Receiver

By having an N-path SC network as the feedback path of 5 a gain stage (labeled with the symbol $4G_m$), an N-path tunable LNA (or bandpass filter) can be realized with the RF output taken at V_{α} (FIG. 2). This topology has a number of core benefits when compared with the existing N-path 10filtering. First, double-RF filtering at V_i and V_o is achieved with one N-path SC network. Second, tunable input impedance matching is possible at Vi. Third, the loop gain associated with $4G_m$ reduces the impact of R_{sw} (mixer's ON resistance) to the ultimate out-of-band (OB) rejection. Fourth, similar to the continuous-time Miller capacitor, for a given RF bandwidth (BW), the required C_i can be reduced by the loop gain associated with $4G_m$. Fifth, the NTF of R_{sw} to V_{o} is a notch function around the clock frequency f_{s} . Thus, small switches are allowed without degrading the NF, saving 20 the LO power. Finally, the output noise at V_{o} is narrowband with a comb-filter shape, reducing the harmonic-folding noise when it is followed by a wideband passive mixer.

Interestingly, if such an operation principle is extended to FIGS. **3**(*a*) to (*d*), the N-path tunable LNA can be viewed as a passive-mixer receiver, with all capacitors C_i driven by a 4 G_m stage. The BB outputs are taken at V_{B1-N} . Unlike the original passive-mixer-first receiver that offers no gain at V_{B1-N} , this receiver has a relatively large BB gain at V_{B1-N} surmounting the NF limitation. The frequency-translational RF filtering at V_i and V_o are realized by LO₁-LO_N to upconvert the BB signals V_{B1-N} to RF, and in-phase summed together.

To establish a basic operation theory, the analysis below follows the LPTV method. For simplicity, N=4 is employed to allow basic I/Q downconversion with LO₁-LO₄ as 25%duty-cycle non-overlapping clocks. The timing diagram of LO₁ is shown in FIG. **4**(*a*)-**1**. 4G_{*m*} can be based on a self-biased inverter amplifier with g_{*m*1} as the transconductance, R_L as the output resistance and R_{F1} as the feedback resistor. LO₂₋₄ are similar to LO₁ with a time delay (shown in FIG. **4**-(*a*)-**2**). The analysis is conducted for V_{B1} while for V_{B2-4}, when f_{RF} is around qf_s, the phase relation between the BB voltages V_{Bi} (1≤i≤4) can be described by

$$V_{Bm} = V_{Bn} e^{\frac{jq\pi(m-n)}{2}} \,, \label{eq:VBm}$$

 $(1 \le (m,n) \le 4)$. Thus, V_{B1} and V_{B3} (V_{B2} and V_{B4}) are either 50 out-of-phase or in-phase with each other, depending on the input frequency. When LO₁ is high (K=1), linear analysis reveals the following state-space description,

$$\frac{dv_{Ci}(t)}{dt} = \frac{v_{RF}(t)}{C_i R_1} - \frac{v_{Ci}(t)}{C_i R_2} \tag{1}$$

where

$$R_{1} = \frac{1 + \frac{R_{sw}}{R_{F1}} + \frac{R_{sw} + R_{S}}{R_{L}} + \frac{R_{sw}R_{S}}{R_{F1}R_{L}} + g_{m1}R_{S} + \frac{g_{m1}R_{sw}R_{S}}{R_{F1}}}{\frac{1}{R_{L}} + g_{m1}}$$
(2)

$$R_{1} = \frac{1 + \frac{R_{sv}}{R_{F1}} + \frac{R_{sv} + R_{S}}{R_{L}} + \frac{R_{sv}R_{S}}{R_{F1}R_{L}} + g_{m1}R_{S} + \frac{g_{m1}R_{sv}R_{S}}{R_{F1}}}{\frac{1}{R_{F1}} + \frac{1}{R_{L}} + \frac{R_{S}}{R_{F1}R_{L}} + \frac{g_{m1}R_{S}}{R_{F1}}}$$
(3)

When LO_1 is low (K=2), we have

$$\frac{dv_{G}(t)}{dt} = 0 \tag{4}$$

From (1)-(4), the harmonic transfer functions (HTFs) for 15 the intervals K=1 and K=2 are derived in (5) and (6), respectively,

$$H_{n,1,RF}(j\omega) = \frac{\omega_{rc,B}}{\omega_{rc,A} + j\omega} \times \frac{1 - e^{-j\omega\omega_{5}\tau_{1}}}{j2m} + \frac{1 - e^{j\omega\tau_{2}}}{\omega_{rc,A} + j\omega}G(j\omega)f_{a}$$
⁽⁵⁾

$$H_{n,2,RF}(j\omega) = -\frac{1 - e^{j\omega\tau_2}}{j\omega}G(j\omega)f_s$$
(6)

where,

$$G(j\omega) = \frac{e^{j(\omega - n\omega_s)\tau_1} - e^{-\omega_{rc,A}\tau_1}}{e^{j2\pi(\omega - n\omega_s)/\omega_s} - e^{-\omega_{rc,A}\tau_1}} \times \frac{1}{\frac{\omega_{rc,A}}{\omega_{rc,B}} + \frac{j(\omega - n\omega_s)}{\omega_{rc,B}}}$$
(7)

$$\omega_{rc,\mathcal{A}} = 1/R2Ci, \ \omega_{rc,\mathcal{B}} = 1/R1Ci,$$

 $\tau_1 = \frac{T_s}{4} \text{ and } \tau_2 = \frac{3T_s}{4}.$

Here, $G(j\omega)$ represents the switching moment transfer function. By combining (5)-(7), the harmonics transfer function from V_{RF} to C_i is derived,

$$H_{D,RF}(j\omega) = \frac{V_{Ci}(j\omega)}{V_{RF}(j\omega)} = H_{n,1,RF}(j\omega) + H_{n,2,RF}(j\omega)$$
(8)

For the BB signal around f_s , the voltages sampling at C_i are differential, and V_o is thus the virtual ground and the state of the circuit $V_{Ci(j\omega)}$ (voltage across C_i) is equal to $V_{Bm(j\omega)}$, where $1 \le m \le 4$. Although the results from the LPTV 55 analysis are exact, they are lacking in conceptual intuition that can be of more practical value for designers. To compare with the usual receiver concept that is based on cascade of blocks, a functional view of a 4-path tunable receiver is given in FIG. 4(b) to model the gain response. An ideal 60 buffer amplifier (infinite input impedance and zero output impedance) is introduced into the model implying that the passive mixer has no loading effect to the front-end 4Gm stage. Note that the model is inapplicable for studying the noise, since the noise sources from the functional view are separated, and thus considered as uncorrelated. Differently 65 with the noise sources of the proposed receiver, they are considered as correlated. From this functional view, the

mixers are reused for two roles: double-RF filtering (i.e., as two N-path filters at both input and output of the gain stage) and frequency downconversion (i.e., as an N-path mixer). For the associated capacitors, they are also reused for both double-RF filtering (associated with the 4-path SC network) and BB filtering at V_{B1-4} . These properties lower the LO power and chip area while providing stronger RF filtering. For the RF gain at V_{o} , it can be derived by the upconversion of VB1-4 and summed together at V_o as given by,

$$\nu_o(t) = \sum_{m=1}^{4} \nu_{Bm}(t) LO_m(t)$$
⁽⁹⁾

After applying Fourier series analysis to (9) around f_s , we have.

$$V_{o}(j\omega) = \frac{2\sqrt{2}}{\pi} V_{B1}(j\omega) = \frac{\sqrt{2}}{\pi} V_{B1,3}(j\omega)$$
(10)

which is an approximation as the influence of R_{sw} is ignored. Here $V_{B1,3} = V_{B1} - V_{B3}$. To verify it, the BB and RF 25 STFs of the N-path tunable receiver are plotted together in FIG. 5. The RF gain is ~8 dB smaller than that of the BB gain, close to the prediction by (10). Also, the BB gain from the functional view is plotted, which fits well with the original gain-boosted in-band (IB) signal.

The power spectral density (PSD) of the BB output noise is derived in Appendix A, while the PSD of the RF output noise at \mathbf{V}_o has been studied in some study. The simulated results are given in FIG. 6 (using the model of FIG. 16 in Appendix A). From simulations, the differential output noise 35 power from R_{sw} and R_{F1} are much smaller (around two orders of magnitude) than that from R_s and $4G_m$. Thus, the noise contributions from R_{sw} and R_{F1} are greatly suppressed, making small mixer's switches and large R_{F1} possible (constrained by input impedance matching and the required RF 40 filtering). Unlike the passive-mixer-first receiver where the BB NF from R_{sw} is approximately $(R_{sw}/R_s+\gamma)$, here γ is a factor from the harmonic folding. Thus, for the passivemixer-first design, the BB NF due to R_{sw} is usually of a similar order of magnitude as R_s . Besides, a small R_{sw} and 45 additional LO paths are required to minimize such effect.

We also show the simulated BB NF for $V_{B1,3}$ and RF NF at V_o (FIG. 7), where $V_{B1,3} = V_{B1} V_{B3}$ and similar notations such as $V_{X1,3} = V_{X1} V_{X3}$ have the same implication in the following text. Interestingly, the BB NF is smaller than the 50 RF NF at the LNA's output V_o, since the BB gain (or noise) and RF gain (or noise) are concurrent but happened under different STF (or NTFs). This characteristic underlines a fundamentally different concept when compared with the traditional receiver that is based on the cascade of blocks, 55 with $R_{F1} = \infty$ for R_1 and R_2 . When LO₁ is low, it is in the hold where the RF NF should be smaller than the BB NF. Note that for the BB NF, the even-harmonic-folding noise due to the LO contributes only common-mode noise at the BB outputs, which will be rejected differentially. However, it will contribute to the RF noise at V_o due to its single-ended 60 nature. This is one of the senses that the BB NF can be smaller than the RF NF. The authors are still pursuing deeper exploration of this topic and this paper serves as the foundation. Furthermore, the 1/f noise around DC from the transconductance devices are upconverted to f_s with little 65 influence to the total output noise at DC. This was verified by simulations (FIG. 7) where the BB NF at 1 kHz has

increased by only 0.15 dB. Thus, short channel-length devices can be employed without degrading the BB lowfrequency noise.

B. AC-Coupled N-Path Tunable Receiver

Another alternative to implement such a gain-boosted N-path SC network is shown in FIG. 8(a). The mixers are placed on the feedback path while the input is AC-coupled by capacitors that simplify the cascading of itself for a higher order of filtering. Without considering the memory 10 effect of capacitor C_i , the operation of this architecture can be explained as follows: Initially, at RF frequency, the capacitor C_i can be assumed as a short circuit. The input signal V_{RF} is thus directly coupled to each gain stage G_m (G_m has a transconductance of g_{m2} , output resistance of $4R_L$, and 15 feedback resistor of R_{F2}) and is amplified along path A [FIG. $\mathbf{8}(a)$ while the signal along the feedback path is downconverted to BB and summed at Vo, which will be zero since LO_1 and LO_3 are 180° out-of-phase with each other (the same is true for $LO_{2,4}$). After that, the amplified RF signal 20 at V_{o} is immediately down-converted to BB by the 4-path I/Q passive mixers along path B [FIG. $\mathbf{8}(b)$]. The BB signals at $V_{B1,I+}$ and $V_{B1,I-}$ are differential (the same is true for $V_{B1,Q+}$ and $V_{B1,Q-}$). Thus, node V_i is a virtual ground. The I/Q BB signals will be amplified and summed together again at V_o , which should be zero. This process is explicitly modeled in FIG. $\mathbf{8}(c)$. Similar to FIG. $\mathbf{4}(b)$, an ideal buffer amplifier is inserted between the front-end gain stage (with small signal transconductance g_{m1} and feedback resistor $R_{F2}/4$ for the 4G_m stage, as the 4 paths are parallelized) and I/Q passive mixers. When the memory effect of C_i is accounted, the 4-path SC network can be modeled at the feedback path of the $4G_m$ stage, providing double-RF filtering at both its input and output nodes.

With sufficiently large R_{F2} , the voltages (i.e., the circuit states) sampling at C_i are independent. Around the clock frequency, in the steady state, the BB voltages sampling at C_i are $v_{Ci}(t)$, $jv_{Ci}(t)$, $-v_{Ci}(t)$ and $-jv_{Ci}(t)$ respectively for LO_{1-4} . When LO_1 is high, linear analysis shows the following state-space description,

$$\frac{C_{id}v_{Ci}(t)}{dt} = \frac{v_{o}(t)}{R_{L}} + (v_{B1,I+}(t) + v_{B1,I-}(t) + v_{B1,Q+}(t) + v_{B1,Q-}(t))g_{m2}$$

$$\frac{v_{RF}(t) - v_{i}(t)}{R_{S}} = \frac{C_{id}v_{Ci}(t)}{dt}$$

$$v_{i}(t) = v_{Ci}(t) + v_{o}(t) + R_{sv}\frac{C_{id}v_{Ci}(t)}{dt}$$

$$v_{i}(t) - v_{B1,I+}(t) = v_{Ci}(t)$$

$$v_{i}(t) - v_{B1,Q-}(t) = -iv_{Ci}(t)$$

$$v_{i}(t) - v_{B1,Q-}(t) = -iv_{Ci}(t)$$

Simplifying (11), the same equation as in (1) is obtained, mode, which can be described by (4). Thus, the same BB voltages $V_{B1,I\pm}$ ($V_{B1,Q\pm}$) as in GB-SC are expected. For the RF voltage at V_o , it can be evaluated by (10), rendering the same RF voltage gain as in FIG. 2. For the BB NTF from G_m , R_{sw} , R_s and R_{F2} , they are also similar to those of FIG. 2 (not shown here).

If R_{F2} is small, the voltage sampling at C_i during each LO cycle will be leaked to the ground through R_{F2} , or coupled with other states at the output Vo. The effect of charge leakage or sharing will decrease both the BB and RF gains. In the proposed gain-boosted SC network, however, there is no such a problem since the charge stored at the capacitors is constant. Thus, this architecture has smaller gain than the gain-boosted N-path SC network under a finite feedback resistor with all other parameters unchanged. In a similar way, the AC-coupled N-path tunable receiver blocks the DC response, since at DC the charge stored at the capacitors C_i 5 has infinite time to disappear.

C. Function-Reuse Receiver Embedding a Gain-Boosted N-Path SC Network

Unlike the AC-coupled N-path tunable LNA, the proposed function-reuse receiver with a gain-boosted 4-path SC 10network [FIG. 9(a)] separates the output of each gain stage G_m (G_m has a transconductance of g_{m3} , output resistance of $4R_L$, and feedback resistor of R_{F3}) with capacitor C_o that is an open circuit at BB. The I/Q BB signals at $V_{B1,I\pm}$ and $V_{B1,Q\pm}$ are further amplified along the Path C [FIG. 9(b)] by 15 each G_m stage. With the memory effect of the capacitors, the functional view of the gain response is shown in FIG. 9(c). In order to achieve current-reuse between the RF LNA and BB amplifiers without increasing the supply, the circuit with an active mixer has a similar function. However, the BB NF 20 designed to current-reuse with the BB complex low-IF filter behavior and the RF filtering behavior are different from the N-path passive mixer applied here that is at the feedback path. For the BB amplifiers, it is one G_m with one R_{F3} , balancing the BB gain and OB-IIP3. After considering that the BB amplifiers have been absorbed in the LNA, the I/Q 25 passive mixers and capacitors absorbed by the 4-path SC network, the blocks after the LNA can be assumed virtual. These virtual blocks reduce the power, area and NF. Similar to the AC-coupled N-path tunable LNA, with a relative small R_{F3} , the voltage sampling at C_i in different phases will either leak to the ground, or couple with each other, lowering the BB and RF gains.

To validate the above analysis, the gain and noise performances under two sets of R_{F3} are simulated. Here, the virtual blocks in FIG. 9(c) are implemented with physical transis- 35 tors and capacitors for the BB amplifiers and the mixers while the buffer is ideal. Thus, the power of the modeled receiver is at least 2× larger than the proposed receiver. For the IB BB gain at $V_{B2,I\pm}$ ($V_{B2,Q\pm}$) between the proposed function-reuse receiver and its functional view, the differ- 40 ence is only 1 dB at a large R_{F3} of 150 k Ω [FIG. 10(*a*)]. For a small R_{F3} , the gain error goes up to 2 dB [FIG. 10(b)], which is due to the gain difference between the model of the N-path tunable LNA [FIG. 9(c)] and the implementation of the function-reuse receiver that has AC-coupling. For the NF 45 difference (ΔNF), with a large (small) R_{F3}, it is ~0.8 dB (3.5 dB) as compared in FIGS. 11(a) and (b). This is due to the lower gain at the LNA's output, forcing the input-referred noise from the downconversion passive mixers and the BB amplifiers to increase with a small R_{F3} . Either with a small 50 or large R_{F3} , it is noteworthy that the variation of BB NF is small (i.e. for $R_{F3}=20 \text{ k}\Omega$ it is 3.6 dB while for $R_{F3}=150 \text{ k}\Omega$ it is 3.4 dB), because the BB NTF has a weak relation with R_{F3} . It also indicates that the BB NTF is weakly related with the gain at the LNA's output, which is dissimilar to the usual 55 receiver where the NF should be small when the LNA's gain is large. Similarly, the NF at the LNA's output (now shown) can be larger than that at BB due to the different NTFs. The BB gain and the output noise at $V_{B2J\pm}$ ($V_{B2O\pm}$) are further discussed in Appendix B.

For the RF gain at \mathbf{V}_o , the simulations results are shown in FIG. 12(a) for the three realizations. With relatively small feedback resistors $R_{F1}=5 \text{ k}\Omega$, $R_{F2}=R_{F3}=20 \text{ k}\Omega$, the function-reuse receiver has about 10 dB smaller IB gain than the other two. Also, there is a gain response appearing at the 2^{nd} harmonic, which is due to the single-ended realization. The IB gain loss of the function-reuse receiver can be compen-

65

sated by increasing R_{F3} from 20 to 150 k Ω , with all other parameters unchanged. The corresponding RF gain responses are plotted in FIG. 12(b). All results are consistent to each other (and this is also true for the BB gain). The NFs at the LNA's output V_o are plotted in FIG. 12(c). With a small R_{F1-3} , the RF NF of the function-reuse receiver is higher due to a lower IB gain [the RF NF is also much higher than the BB NF, as shown in FIG. 11(b)]. However, with a large R_{F3}, the RF NF for the three architectures is almost equal since they have similar RF and BB gains as shown in FIG. 12(a)-(b). From FIGS. 11 and 12, it can be concluded that, although the RF gain of the function-reuse receiver has ~ 10 dB difference, the difference in the BB NF is small (0.2 dB). However, for the functional view model, the BB NF has about 2-dB difference.

Low-Voltage Current-Reuse VCO-Filter

In order to further optimize the power, the VCO is (FIG. 13). The negative transconductor of the VCO is divided into multiple M_v cells. The aim is to distribute the bias current of the VCO to all BB gain stages $(A_1, A_2, \dots, A_{18})$ that implement the BB filter. For the VCO, M_V operates at the frequency of $2f_s$ or $4f_s$ for a div-by-2 or div-by-4 circuit. Thus, the VCO signal leaked to the source nodes of M_{ν} $(V_{F1,I+}, V_{F1,I-})$ is pushed to very high frequencies $(4f_s \text{ or } 8f_s)$ and can be easily filtered by the BB capacitors. For the filter's gain stages such as A_1 , M_b (g_{Mb}) is loaded by an impedance of $\sim 1/2g_M$, when L_p can be considered as a short circuit at BB. Thus, A1 has a ratio-based voltage gain of roughly g_{Mb}/g_{Mv} , or as given by $4Tg_{Mb}/G_{mT}$, where G_{mT} is the total transconductance for the VCO tank. The latter shows how the distribution factor T can enlarge the BB gain, but is a tradeoff with its input-referred noise and can add more layout parasitics to $V_{vcop,n}$ (i.e., narrower VCO's tuning range). The -R cell using cross-coupled transistors is added at $V_{F1,I+}$ and $V_{F1,I-}$ to boost the BB gain without loss of voltage headroom. For the BB complex poles, $A_{2,5}$ and C_{f1} determine the real part while $A_{3,6}$ and C_{f1} yield the imaginary part. There are 3 similar stages cascaded for higher channel selectivity and image rejection ratio (IRR). R_{blk} and C_{blk} were added to avoid the large input capacitance of $A_{1,4}$ from degrading the gain of the front-end.

Results

Two versions of the multi-ISM-band sub-GHz ZigBee receiver were fabricated in 65-nm CMOS and optimized with a single 0.5-V supply. With (without) the LC tank for the VCO, the die area is 0.2 mm^2 (0.1 mm²). Since the measurement results of both are similar, only those measured with VCO in FIG. 14(a)-(d) are reported here. From 433 to 960 MHz, the measured BB gain is 50 ± 2 dB. Following the linearity test profile, two tones at $[f_s+12 \text{ MHz}]$, f_s+22 MHz] are applied, measuring an OB-IIP3 of -20.5±1.5 dBm at the maximum gain. The IRR is 20.5±0.5 dB due to the low-Q of the VCO-filter. The IIP3 is mainly limited by the VCO-filter. The measured NF is 8.1±0.6 dB. 60 Since the VCO is current-reuse with the filter, it is interesting to study its phase noise with the BB signal amplitude. For negligible phase noise degradation, the BB signal swing should be $<60 \text{ mV}_{pp}$, which can be managed by variable gain control. If a 60-mV_{pp} BB signal is insufficient for demodulation, a simple gain stage (e.g., inverter amplifier) can be added after the filter to enlarge the gain and output swing. The total power of the receiver is 1.15 mW (0.3 mW

40

50

for the LNA+BB amplifiers and 0.65 mW for VCO-filter and 0.2 mW for the divider), while the phase noise is -117.4 ± 1.7 dBc/Hz at 3.5-MHz frequency offset. The S_{11} is below -8 dB across the whole band. The asymmetric IF response shows 24-dB (41-dB) rejection at the adjacent (alternate) channel.

To study the RF filtering behavior, the $P_{1 dB}$ and blocker NF are measured. For the in-band signal, the $P_{1 dB}$ is -55 dBm while with a frequency offset frequency of 20 MHz, it increases to -35 dBm, which is mainly due to the double-RF filtering [FIG. 15(a)]. For an offset frequency of 60 MHz, the $P_{1 dB}$ is -20 dBm, limited by the current-reuse VCOfilter. For the blacker NF, with a single tone at 50 MHz, the blocker NF is almost unchanged for the blocker <-35 dBm. With a blocker power of -20 dBm, the NF is increased to ~14 dB [FIG. 15(b)].

A function-reuse receiver embedding a gain-boosted N-path SC network has been proposed to realize a sub-GHz multi-ISM-band ULP ZigBee radio at a single 0.5-V supply. The featured improvements are fourfold: (1) unlike the usual receiver concept that is based on cascade of blocks, this receiver reuses one set of amplifiers for concurrent RF and 2 BB amplification by arranging an N-path SC network in the feedback loop. Interestingly, this scheme decouples the BB STF (or NTF) from its RF STF (or NTF), allowing a lower BB NTF possible while saving power and area. This new receiver concept is good foundation for a deeper exploration of the topic. (2) The output BB NTF due to R_{sw} and R_F are greatly reduced, lowering the required size of the mixer switches and LO power. (3) Double-RF filtering is performed with one N-path SC network, improving the OB-IIP3 and tolerability of OB blockers. (4) A current-reuse 30 VCO-filter further optimizes the power at just 0.5 V. All of these characteristics affirm the receiver as a potential candidate for emerging ULP radios for IoT applications that should support multi-band operation, being friendly to a single ULV supply for energy harvesting, and compact 35 enough to save cost in nanoscale CMOS.

Appendices

A. Output-Noise PSD at BB for the N-Path Tunable Receiver

The derivation of the output-noise PSD at BB due to R_{s} , $4G_m$, R_{sw} and R_{F1} is presented here. The model used to obtain the NTFs is shown in FIG. 16. For all output-noise PSDs, there are two parts: one is the direct transfer from input RF to BB (Part A), while another is from harmonics 45 following state-space description for capacitor C_i, folding noise (Part B). For the latter, increasing the path number N can reduce such contribution. The differential output-noise PSD for R_s , $4G_m$, R_{sw} and R_{F1} with $\overline{V_{n,R_s}}^2 = 4KTR_s$, $\overline{V_{n,4Gm}}^2 = 4KT/g_{m1}$, $\overline{V_{n,R_{sw}}}^2 = 4KTR_{sw}$ and $\overline{V_{n,R_{F1}}}^2 = 4KTR_{F1}$ are given as (12)-(15),

$$\overline{V_{n,out,R_s}^2} = \left\{ \frac{|H_{-1,R_s}(j\omega)V_{n,R_s}(j\omega+\omega_s)|^2}{P_{out A}} + \frac{(12)}{55} \right.$$

$$\underbrace{\sum_{n=-\infty,n\neq-1}^{\infty} |H_{n,R_s}(j\omega)V_{n,R_s}(j(\omega-n\omega_s))|^2}_{P_{out B}} \right\} \times 4$$

$$\left. \underbrace{\sum_{n=-\infty,n\neq-1}^{\infty} |H_{n,R_s}(j\omega)V_{n,R_s}(j(\omega-n\omega_s))|^2}_{P_{out B}} \right\} \times 4$$

$$\overline{V_{n,out,4Cm}^2} = \begin{cases} \frac{|H_{-1,4Gm}(j\omega)V_{n,4Gm}(j\omega+\omega_s)|^2}{P_{ort\ A}} + \end{cases}$$
(13)

-continued

$$\sum_{=-\infty,n\neq-1}^{\infty} |H_{n,4Gm}(j\omega)V_{n,4Gm}(j(\omega-n\omega_s))|^2 \left\} \times 4 \frac{1}{P_{an \ B}} \right\}$$

$$\frac{V_{n,out,R_{SW}}^{2}}{V_{n,out,R_{SW}}^{2}} = \left\{ \frac{|H_{-1,R_{SW}}(j\omega)V_{n,R_{SW}}(j\omega+\omega_{s})|^{2}}{P_{art A}} + \frac{\sum_{n=-\infty,n+1}^{\infty} |H_{n,R_{SW}}(j\omega)V_{n,R_{SW}}(j(\omega-n\omega_{s}))|^{2}}{P_{art B}} \right\} \times 4$$

$$\frac{V_{n,out,R_{F1}}^{2}}{V_{n,out,R_{F1}}} = \left\{ \frac{|H_{-1,R_{F1}}(j\omega)V_{n,R_{F1}}(j\omega+\omega_{s})|^{2}}{P_{art A}} + \frac{(15)}{V_{n,R_{F1}}^{2}} \right\}$$

$$\underbrace{\sum_{n=-\infty,n\neq-1}^{\infty} \left|H_{n,R_{F1}}(j\omega)V_{n,R_{F1}}(j(\omega-n\omega_{s}))\right|^{2}}_{Port\ B} \right\} \times 4$$

For the above NTFs, the even order terms (including zero) of n are excluded. The single-ended HTFs for R_s , $4G_m$, R_{sw} and R_{F1} are $H_{n,R_s}(j\omega)$, $H_{n,4Gm}(j\omega)$, $H_{n,R_{sw}}(j\omega)$ and $H_{n,R_{F1}}(j\omega)$, respectively. The derivation is similar to $H_{n,RF}(j\omega)$ in Section III-A. The only difference is on the linear state-space equation.

B. Derivation and Modeling of BB Gain and Output Noise for the Function-Reuse Receiver

When considering the memory effect of the capacitor C, and C_o with R_{F3} sufficiently large, the voltages (i.e., the circuit states) at C_i are independent. In the steady-state, around the clock frequency, the voltages sampling at C_i are $v_{Ci}(t)$, $jv_{Ci}(t)$, $-v_{Ci}(t)$, $-jv_{Ci}(t)$, while the voltage sampling at C_o is $v_{CO}(t)$, $jv_{CO}(t)$, $-v_{CO}(t)$, $-jv_{CO}(t)$, for LO₁₋₄, respectively. When LO₁ is high (K=1), linear analysis shows the

$$\begin{cases} \left\{ \begin{array}{l} \frac{(C_{i}dv_{C_{i}}(t))}{dt} = (v_{B1,l+}(t) + v_{B1,l-}(t) + v_{B1,Q+}(t) + v_{B1,Q-}(t))g_{m3} + \\ (v_{b2,l+}(t) + v_{B2,l-}(t) + v_{B2,Q+}(t) + v_{B2,Q-}(t))\frac{1}{4R_{L}} \\ \frac{v_{Rf}(t) - v_{i}(t)}{R_{S}} = \frac{C_{i}dv_{Ci}(t)}{dt} \\ v_{i}(t) - v_{Ci}(t) + v_{o}(t) + R_{sv}\frac{C_{i}dv_{Ci}(t)}{dt} \\ v_{i}(t) - v_{B1,l+}(t) = v_{Ci}(t) \\ v_{i}(t) - v_{B1,l-}(t) = -v_{Ci}(t) \\ v_{i}(t) - v_{B1,Q-}(t) = -v_{Ci}(t) \\ v_{i}(t) - v_{B1,Q-}(t) = -jv_{Ci}(t) \\ v_{o}(t) + v_{co}(t) = v_{B2,l-}(t) \\ v_{o}(t) + jv_{co}(t) = v_{B2,l-}(t) \\ v_{o}(t) + jv_{co}(t) = v_{B2,Q-}(t) \\ \end{array} \right\}$$

Eq. (16) can be simplified similar to (1). Likewise, when LO_1 is low, it can be described by (4). Thus, it has the same BB HTFs as in gain-boosted N-path SC network [shown also in (8)].

The BB NF at $V_{B2,I\pm}$ ($V_{B2,Q\pm}$) is approximately modeled 5 in FIG. 17. The BB output noise at $V_{B1,I\pm}$ ($V_{B1,Q\pm}$) are further amplified by two separate BB amplifiers, while in the function-reuse receiver they are amplified by the same BB amplifiers. From simulations, with a large R_{F3} , the model has a good accuracy, while for a small R_{F3} , the error 10 increases for the low-frequency part. This is because the BB gain at $V_{B1,I\pm}(V_{B1,O\pm})$ gets smaller under a small R_{F3} , and the independent noise sources from the model's G_m contribute additional noise [FIGS. 18(a) and (b)]. Still, this model is more accurate than that of the functional view [FIG. 15 18(c)]. For both cases, the function-reuse receiver has a smaller NF and requires lower power than the separated G_m situation. For the BB gain, this model has a high accuracy (not shown).

Further Example Embodiments

The following examples pertain to further embodiments, from which numerous permutations and configurations will be apparent.

Example 1 is a circuit, comprising: two set networks connected in parallel, each of which including: a voltagecontrolled oscillator, comprising: a node one, a node two, a node three, and a node four; an inductance coupling between the node one and the node two; a variable capacitor coupling 30 between the node one and the node two; a first switched element, a second switched element, a third switched element, and a fourth switched element, each of which having a first node, a second node, and a gate node; wherein the gate node of the first switched element is coupled to the first node 35 of the second switched element, and the gate node of the second switched element is coupled to the first node of the first switched element, wherein the gate node of the third switched element is coupled to the first node of the fourth switched element, and the gate node of the fourth switched 40 element is coupled to the first node of the third switched element, wherein the first node of the first switched element and the first node of the third switched element are coupled to the node one, and the first node of the second switched element and the first node of the fourth switched element are 45 coupled to the node two, wherein the second node of the first switched element and the second node of the second switched element are coupled to the node three, and the second node of the third switched element and the second node of the fourth switched element are coupled to the node 50 four; a transconductance-capacitor filter, comprising: a first resistor and a second resistor; and a fifth switched element, a sixth switched element, a seventh switched element, and an eighth switched element, each of which having a first node, a second node, and a gate node; wherein the first 55 resistor is coupled between the first node and the gate nod of the fifth switched element, and second resistor is coupled between the first node and the gate nod of the eighth switched element, wherein the gate node of the sixth switched element is coupled to the first node of the seventh 60 switched element, and the gate node of the seventh switched element is coupled to the first node of the sixth switched element, wherein the first node of the fifth switched element and the first node of the sixth switched element are coupled to node three, and the first node of the seventh switched 65 element and the first node of the eighth switched element are coupled to node four.

Example 2 includes the subject matter of example 1, wherein the switched elements are NMOS transistor.

Example 3 includes the subject matter of example 1, wherein the second node of the fifth switched element, sixth switched element, seventh switched element, and eighth switched element are coupled to ground.

Example 4 includes the subject matter of example 1, further comprising a frequency divider, the frequency divider is coupled between the node one and the node two.

Example 5 includes the subject matter of example 4, wherein the outputs of the frequency divider are 4-phase signals (0°, 90°, 180°, 270°), and can be further divided to generate lower frequency 4-phase signals (0°, 90°, 180°, 270°)

Although the present disclosure has been described in considerable detail with reference to certain embodiments thereof, other embodiments are possible. Therefore, the spirit and scope of the appended claims should not be limited to the description of the embodiments contained herein.

It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations 25 of this invention provided they fall within the scope of the

following claims.

What is claimed is: 1. A circuit, comprising:

- a voltage-controlled oscillator stacked atop a transconductance-capacitor filter for current-reuse, the voltagecontrolled oscillator comprising:
 - a node one, a node two, a node three, and a node four; an inductance coupling between the node one and the node two:
 - a variable capacitor coupling between the node one and the node two:
 - a first switched element, a second switched element, a third switched element, and a fourth switched element, each of which having a first node, a second node, and a gate node;
 - wherein the gate node of the first switched element is coupled to the first node of the second switched element, and the gate node of the second switched element is coupled to the first node of the first switched element,
 - wherein the gate node of the third switched element is coupled to the first node of the fourth switched element, and the gate node of the fourth switched element is coupled to the first node of the third switched element.
 - wherein the first node of the first switched element and the first node of the third switched element are coupled to the node one, and the first node of the second switched element and the first node of the fourth switched element are coupled to the node two,
 - wherein the second node of the first switched element and the second node of the second switched element are coupled to the node three, and the second node of the third switched element and the second node of the fourth switched element are coupled to the node four;
- the transconductance-capacitor filter, comprising:
 - a first resistor and a second resistor; and
 - a fifth switched element, a sixth switched element, a seventh switched element, and an eighth switched element, each of which having a first node, a second node, and a gate node;

- wherein the first resistor is coupled between the first node and the gate node of the fifth switched element, and second resistor is coupled between the first node and the gate node of the eighth switched element,
- wherein the gate node of the sixth switched element is 5 coupled to the first node of the seventh switched element, and the gate node of the seventh switched element is coupled to the first node of the sixth switched element,
- wherein the first node of the fifth switched element and 10 the first node of the sixth switched element are coupled to node three, and the first node of the seventh switched element and the first node of the eighth switched element are coupled to node four.

2. The circuit according to claim **1**, wherein the switched 15 elements are NMOS transistor.

3. The circuit according to claim **1**, wherein the second node of the fifth switched element, sixth switched element, seventh switched element, and eighth switched element are coupled to ground.

4. The circuit according to claim **1**, further comprising a frequency divider, the frequency divider is coupled between the node one and the node two.

5. The circuit according to claim **4**, wherein the outputs of the frequency divider are 4-phase signals $(0^{\circ}, 90^{\circ}, 180^{\circ}, 25270^{\circ})$, and can be further divided to generate lower frequency 4-phase signals $(0^{\circ}, 90^{\circ}, 180^{\circ}, 270^{\circ})$.

* * * * *